• Title/Summary/Keyword: Offset algorithm

Search Result 511, Processing Time 0.03 seconds

Fast Carrier Recovery for High-Order QAM Systems (고차의 QAM 시스템을 위한 고속 반송파 복원)

  • Lee, Chul-Soo;Ahn, Jae-Min
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.35 no.4C
    • /
    • pp.371-376
    • /
    • 2010
  • In this paper, we propose a new fast carrier recovery algorithm for high-order QAM systems. The proposed algorithm detects carrier frequency offset from the phase differences among the received symbols directly and combines it with the conventional carrier recovery, so that it is possible to achieve the carrier recovery with wide tracking range and fast acquisition time. Simulation results show that the proposed carrier recovery method reduces acquisition time at large frequency offset and low signal-to-noise ratio (SNR).

Continuous Tool-path Generation for High Speed Machining

  • Lee, Eung-Ki;Hong, Won-Pyo;Park, Jong-Geun
    • International Journal of Precision Engineering and Manufacturing
    • /
    • v.3 no.4
    • /
    • pp.31-36
    • /
    • 2002
  • A continuous tool-path, that is to cut continuously with the minimum number of cutter retractions during the cutting operations, is developed in order to minimise the fluctuation of cutting load and the possibility of chipping on the cutting edge in HSM (high-speed machining). This algorithm begins with the offset procedure along the boundary curve of the sculptured surface being machined. In the of offset procedure, the offset distance is determined such that the scallop height maintains a constant roughness to ensure higher levels of efficiency and quality in high-speed machining. Then, the continuous path is generated as a kind of the diagonal curve between the offset curves. This path strategy is able to connect to neighbor paths without cutter retractions. Therefore, the minimum tool retraction tool-path can be generated And, it allows the sculptured surface incorporating both steep and flat areas to be high-speed machined.

Computing Planar Curve Offset Based on Surface/Surface Intersection (교차곡선 연산을 이용한 평면 곡선의 오프셋 계산)

  • 최정주
    • Korean Journal of Computational Design and Engineering
    • /
    • v.3 no.2
    • /
    • pp.127-134
    • /
    • 1998
  • This paper presents d new algorithm to compute the offlet curve of a given planar parametric curve. We reduce the problem of computing an offset curve to that of intersecting a surface to a paraboloid. Given an input curve C(t)=(x(t), y(t))∈R², the corresponding surface D/sub c(t)/ is constructed symbolically as the envelope surface of a one-parameter family of tangent planes of the paraboloid Q:z=x²+y²along a lifted curve C(t)=(x(t), y(t), x(t)²+y(t)²∈Q. Given an offset distance d∈R, the offset curve C/sub d/(t) is obtained by the projection of the intersection curve of D/sub c(t)/ and a paraboloid Q:z=x²+y²-d² into the xy-plane.

  • PDF

Performance of Direct-Conversion Receiver with AC-Coupling in DC-Offset interference environment (DC-Offset 간섭환경에서 AC-Coupling을 갖는 직접변환 수신기의 성능)

  • 성봉훈;송윤정;김영완;김내수;서종수
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2002.11a
    • /
    • pp.9-14
    • /
    • 2002
  • Direct-conversion receiver(DCR) architecture has superior advantages in size, cost, and power over superheterodyne receiver architectures. However, the use of direct-conversion receiver architecture has been limited due to the direct-current offset noise. The ac coupling, which is used to overcome the direct-current offset noise, causes an inter-symbol interference(ISI), whose effects can be effectively mitigated using an equalizer. In this paper, the performance of a direct-conversion receiver with ac coupling in the presence of direct-current offset is analyzed via computer simulation. The simulation result shows that by using decision feedback equalizer with LMS(Least Mean Square) algorithm, signal-to-noise ratio loss of the direct-conversion receiver compared to the idea receiver can be reduced to less than 1㏈ for corner frequencies as large as 10% of the symbol rate.

  • PDF

A Fast ICI Suppression Algorithm with Adaptive Channel Estimation for the LTE-Advanced Uplink System (LTE-Advanced 상향 링크 시스템을 위한 적응적 채널 추정을 통한 고속 ICI 제거 방법 연구)

  • Jeong, Hae-Seong;Ryu, Heung-Gyoon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.22 no.1
    • /
    • pp.30-37
    • /
    • 2011
  • In this paper, we propose a fast ICI suppression algorithm with adaptive channel estimation for the LTE-Advanced uplink system. In order to effectively remove phase noise and carrier frequency offset at time varying channel, we use the comb type pilot. The purpose is to improve performance by reducing computational complexity than conventional PNFS(Phase Noise & Frequency offset Suppression) algorithm. We reduce computational complexity by decreasing overlapping computation or unnecessary computation at conventional PNFS algorithm. Also, we propose an effective channel estimation method. We estimate and compensate multipath channel through the proposed adaptive channel estimation method. The BER performance of the proposed method is better about 0.5 dB than the conventional method at the Vehicular A channel.

Time and Frequency Synchronization Algorithm for IEEE 802.16.1a Based Talk-Around Direct Communications (IEEE 802.16.1a 기반 단말간 직접통신을 위한 시간 및 주파수 동기화 알고리즘)

  • Bae, Jimin;Kim, Hyunsu;Chang, Sungcheol;Yoon, Chulsik;Choi, Jihoon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.38A no.2
    • /
    • pp.191-200
    • /
    • 2013
  • In this paper, we propose a new estimation method of time offset, frequency offset, and signal to interference plus noise ratio (SINR) using the synchronization channel preamble to provide IEEE 802.16.1a based talk-around direct communications (TDC). The proposed scheme estimates the time offset and frequency offset both in the time domain and in the frequency domain considering the preamble structure. In addition, it improves the estimation accuracy by combining the estimated values in two domains taking into account TDC synchronization scenarios. Through numerical simulations in the TDC channel environments, the performance of the proposed algorithm is compared with those of existing techniques such as the time domain estimation and the frequency domain estimation.

Low-Power Frequency Offset Synchronization Block Design and Implementation using Pipeline CORDIC (Pipeline CORDIC을 이용한 저전력 주파수 옵셋 동기화기 설계 및 구현)

  • Ha, Jun-Hyung;Jung, Yo-Sung;Cho, Yong-Hoon;Jang, Young-Beom
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.47 no.10
    • /
    • pp.49-56
    • /
    • 2010
  • In this paper, a low-power frequency offset synchronization structure using CORDIC algorithm is proposed. Main blocks of frequency offset synchronization are estimation and compensation block. In the proposed frequency offset estimation block, implementation area is reduced by using sequential CORDIC, and throughput is accelerated by using 2 step CORDIC. In the proposed frequency offset compensation block, pipeline CORDIC is utilized for area reduction and high speed processing. Through MatLab simulation, function for proposed structure is verified. Proposed frequency offset synchronization structure is implemented by Verilog-HDL coding and implementation area is estimated by Synopsys logic synthesis tool.

Study on DC-Offset Cancellation in a Direct Conversion Receiver

  • Park, Hong-Won
    • The Bulletin of The Korean Astronomical Society
    • /
    • v.37 no.2
    • /
    • pp.157.2-157.2
    • /
    • 2012
  • Direct-conversion receivers often suffer from a DC-offset that is a by-product of the direct conversion process to baseband. In general, a basic approach to reduce the DC-offset is to do simple average of the baseband signal and remove the DC by subtracting the average. However, this gives rise to a residual DC offset which degrades the performance when the receiver adopts the coding schemes with high coding rates such as 8-PSK. Therefore, more advanced methods should be additionally required for better performance. While the training sequences are basically designed to have good auto-correlation properties to facilitate the channel estimation, they may be not good for the simultaneous estimation of the channel response and the DC-offset. Also the DC offset compensation under a bad condition does not give good results due to the estimation error. Correspondingly, the proposed scheme employs the two important points. First, the training sequence codes are divided into two groups by MSE(Mean Squared Errors) for estimating the channel taps and then SNR calculated from each group is compared to predefined threshold to do fine DC-offset estimation. Next, ON/OFF module is applied for preventing performance degradation by large estimation error under severe channel conditions. The simulation results of the proposed scheme shows good performances compared to the existing algorithm. As a result, this scheme is surely applicable to the receiver design in many communications systems.

  • PDF

Switching Voltage Modeling and PWM Control in Multilevel Neutral-Point-Clamped Inverter under DC Voltage Imbalance

  • Nguyen, Nho-Van;Nguyen, Tam-Khanh Tu;Lee, Hong-Hee
    • Journal of Power Electronics
    • /
    • v.15 no.2
    • /
    • pp.504-517
    • /
    • 2015
  • This paper presents a novel switching voltage model and an offset-based pulse width modulation (PWM) scheme for multilevel inverters with unbalanced DC sources. The switching voltage model under a DC voltage imbalance will be formulated in general form for multilevel neutral-point-clamped topologies. Analysis of the reference switching voltages from active and non-active switching voltage components in abc coordinates can enable voltage implementation for an unbalanced DC-source condition. Offset voltage is introduced as an indispensable variable in the switching voltage model for multilevel voltage-source inverters. The PWM performance is controlled through the design of two offset components in a subsequence. One main offset may refer to the common mode voltage, and the other offset restricts its effect on the quality of PWM control in related DC levels. The PWM quality can be improved as the switching loss is reduced in a discontinuous PWM mode by setting the local offset, which is related to the load currents. The validity of the proposed algorithm is verified by experimental results.