• Journal of the Institute of Electronics and Information Engineers
• /
• v.50 no.1
• /
• pp.137-147
• /
• 2013

In this paper, an 1.2V 8b 1GS/s A/D Converter(ADC) based on a folding architecture with a resistive interpolation technique is described. In order to overcome the asymmetrical boundary-condition error of conventional folding ADCs, a novel scheme with an odd number of folding blocks and a fractional folding rate are proposed. Further, a new digital encoding technique with an arithmetic adder is described to implement the proposed fractional folding technique. The proposed ADC employs an iterating offset self-calibration technique and a digital error correction circuit to minimize device mismatch and external noise The chip has been fabricated with a 1.2V 0.13um 1-poly 6-metal CMOS technology. The effective chip area is $2.1mm^2$ (ADC core : $1.4mm^2$, calibration engine : $0.7mm^2$) and the power dissipation is about 350mW including calibration engine at 1.2V power supply. The measured result of SNDR is 46.22dB, when Fin = 10MHz at Fs = 1GHz. Both the INL and DNL are within 1LSB with the self-calibration circuit.

• Journal of Sensor Science and Technology
• /
• v.26 no.2
• /
• pp.73-78
• /
• 2017

A tetrode is one of the neural electrodes, and it is widely used to record neural signals in the brain of a freely moving animal. The impedance of a neural electrode is an important parameter because it determines the signal-to-noise ratio of the recorded neural signals. Here, we developed a modification technique using carbon nanotube-polypyrrole composite nanostructures to decrease the impedances of tetrodes. The synthesis of the carbon nanotube and polypyrrole nanostructures was performed in two steps. In the first step, randomly dispersed carbon nanotubes and pyrrole monomers were gathered and aligned on the tetrode electrode. Next, they were electro-polymerized on the electrode surface. As the applied time (step-1 and step-2) and the offset voltage increased, the impedances of the tetrodes decreased. The modification technique is, therefore, an important and useful of lowering the impedances of tetrodes.

• Journal of the Korean Graphic Arts Communication Society
• /
• v.15 no.2
• /
• pp.57-76
• /
• 1997

A color halftoning is the process of generating halftone images for the different color plans, for example, cyan, magenta, yellow, and black for a offset printing device. A conventional halftone technique, so called AM screening, is simple and easy to implement, but the halftoned dot patterns by using this method is not free for the moire` fringe. Moire` patterns are caused the power spectrum distribution on low spatial frequency domain. To avoid Moire` patterns, the conventional screen require the different screen angles for each color plans. Recently, Ultra-fine and 7 color printing methods are developed to expend the color gamut. In 7 color printing method must be used the halftone technique of random and blue noise characteristic to avoid Moire` fringe.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.13 no.2
• /
• pp.390-396
• /
• 2009

MC-DS-CDMA is technique where a single data symbol is transmitted at multiple subcarriers which are orthogonal to each other. With this technique, frequency diversity can be achieved. The performance of PSAM MC-DS-CDMA system with the application of STBC antenna diversity is analyzed. The BER performance of this system over multipath fading environment is evaluated, considering the channel estimation ernr, carrier frequency offset, and the nonlinear high power amplifier.

• Computers and Concrete
• /
• v.1 no.3
• /
• pp.355-369
• /
• 2004

This paper presents a study of four finite element techniques that can be used to model slabon-beam highway bridges. The feasibility and correctness of each modeling technique are examined by applying them to a prestressed concrete I-beam bridge and a prestressed concrete box-beam bridge. Other issues related to bridge modeling such as torsional constant, support conditions, and quality control check are studied in detail and discussed in the paper. It is found that, under truck loading, the bending stress distribution in a beam section depends on the modeling technique being utilized. It is observed that the behavior of the bridge superstructure can be better represented when accounting for composite behavior between the supporting beams and slab.

• Journal of the Korean Society of Manufacturing Process Engineers
• /
• v.2 no.4
• /
• pp.61-66
• /
• 2003

An excellent mesh construction is of Importance in yielding good results of finite element analysis. The new mesh generation algorithm, which offsets boundaries inward, was developed on the basis of a looping method. An user interface technique and automatic splitting lines which both divide a given domain into subdomains manually or automatically, were used. In addition, the separation method has advantages to prevent the large scale of element size and to control numbers of nodes and elements. This new mesh generation algorithm was proved in practice.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2002.10a
• /
• pp.624-627
• /
• 2002

Experimental study showed that the existing mathematical model doesn't fully describe the lateral motion of a moving web fur different operating conditions. So, a physically interpretable model of lateral motion of a moving web in a typical web guidance system, operated at Konkuk Univ., was developed using the system identification technique. A well-known Least Square Method based on ARX model was used for the system identification. Lateral displacement of the web was measured at the exit of each span by infrared sensors. The model obtained from identifying a linear time-invariant system for a typical operating condition yields an improved prediction capability of the lateral dynamics of the moving web compared to other mathematical models proposed in literature.

• Economic and Environmental Geology
• /
• v.25 no.1
• /
• pp.79-85
• /
• 1992

An Interpretation technique is presented to determine strike, dip, velocity and depth of 3-D planar layers from refraction or reflection traveltime curve. This interpretation technique determines the direction of emerging ray from the slope of the traveltime curve and traces the emerging ray to the refractor or reflector. The ray direction in the last layer is used to decide the normal vector to the refractor or reflector from whick its dip, strike and velocity are calculated. The vertical depth to the refractor or reflector is computed by using the intercept or zero-offset time and the ray direction in each layer. Some tests on the interpretation method are performed for the sysnthetic traveltimes generated in 3-D model layers and show that the paramerters of the model layers are accurately determined.

• Journal of the Society of Naval Architects of Korea
• /
• v.46 no.1
• /
• pp.87-95
• /
• 2009

The applicability of optimization techniques for hull surface fitting has been important in the ship design process. In this research, the Genetic Algorithm has been used as a searching technique for solving surface fitting problem and minimizing errors between B-spline surface and the ship's offset data. The encoded design variables are the location of the vertex points and parametric values. The sufficient accuracy in surface fitting implies not only various techniques for computer-aided design, but also the future production design.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.34C no.12
• /
• pp.28-36
• /
• 1997

In this paper, system application techniques of a low-voltage low-power CMOS comparator are proposed. The proposed techniques employ poly-layer lines instead of conventional dummy cells to improve the accuracy of comparators which are located in both ends of a comparator array. This technique is easily applicable for hihg-density systems such as memory. The proposed circuits are implemented using a 0.6 um signle-poly double-metal n-well CMOS technology and the dissipated power is 0.38 mW. at a 20MHz clock speed based on a 3V supply. The comparator offsets are measured separately and compared for system applications. Using the proposed techniues, the measured comparator offsets are reduced by 40% of a conventional case.