• Journal of electromagnetic engineering and science
• /
• v.9 no.2
• /
• pp.71-77
• /
• 2009

OFDM(Orthogonal Frequency Division Multiplexing) signals sutler serious nonlinear distortion in the nonlinear HPA(High Power Amplifier) because of high PAPR(Peak Average Power Ratio). Nonlinear distortion can be improved by a pre-distorter, but this pre-distorter is insufficient when the PAPR is very high in an OPFDM system. In this paper, a DFT(Discrete Fourier Transform) transform technique is introduced for PAPR reduction. It is especially important to consider the memory effect of HPA for more precise predistortion. Therefore, in this paper, we consider two models, the TWTA(Traveling-Wave Tube Amplifier) model of Saleh without a memory effect and the HPA memory polynomial model that has a memory effect. We design a pre-distorter and an adaptive pre-distorter that uses the NLMS(Normalized Least Mean Square) algorithm for the compensation of this nonlinear distortion. Without the consideration of a memory effect, the system performance would be degraded, even if the pre-distorter is used for the compensation of the nonlinear distortion. From the simulation results, we can confirm that the proposed system shows an improvement in performance.

• Journal of electromagnetic engineering and science
• /
• v.7 no.4
• /
• pp.169-174
• /
• 2007

This paper presents a method of superimposing the rotation phases over the pilot and data symbols in order to reduce the peak-to-average power ratio(PAPR) in orthogonal frequency division multiplexing(OFDM). The phases of the rotation vector are added to those of the pilot symbols and those of the data symbols by interlaying them between any two pilot symbols. The receiver restores the data symbols by utilizing the channel estimation of the pilot symbols. Therefore, the bandwidth efficiency is improved by not using the subcarriers that are assigned for the reduction of the PAPR. Also, the enormous increase of the bit error rate which would be caused by incorrectly receiving the side information, i.e. the phases of the rotation vector, is prevented. The simulation results of the bit error rate performance for the BPSK are given using the COST-207 channel model.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.10 no.2
• /
• pp.723-743
• /
• 2016

Indoor positioning is considered an enabler for a variety of applications, the demand for an indoor positioning service has also been accelerated. That is because that people spend most of their time indoor environment. Meanwhile, the smartphone integrated powerful camera is an efficient platform for navigation and positioning. However, for high accuracy indoor positioning by using a smartphone, there are two constraints that includes: (1) limited computational and memory resources of smartphone; (2) users' moving in large buildings. To address those issues, this paper uses the TC-OFDM for calculating the coarse positioning information includes horizontal and altitude information for assisting smartphone camera-based positioning. Moreover, a unified representation model of image features under variety of scenarios whose name is FAST-SURF is established for computing the fine location. Finally, an optimization marginalized particle filter is proposed for fusing the positioning information from TC-OFDM and images. The experimental result shows that the wide location detection accuracy is 0.823 m (1σ) at horizontal and 0.5 m at vertical. Comparing to the WiFi-based and ibeacon-based positioning methods, our method is powerful while being easy to be deployed and optimized.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.10 no.1
• /
• pp.117-122
• /
• 2006

A CMOS LNA based on a single-stage cascode configuration is designed for MB-OFDM ultra-wide band(UWB) systems. Wideband($3.1GHz\~4.9GHz$) input matching is performed using a simple bandpass filter to minimize the chip size and the noise figure degradation. The simulation results using $0.18{\mu}m$ CMOS process parameters show a power gain of 9.7dB, a 3dB band width of $2.1GHz\~7.1GHz$, a minimum NF of 2dB, an IIP3 of -2dBm. better than -11.8dB of input matching while occupying only $0.74mm^2$ of chip area. It consumes 25.8mW from a 1.8V supply.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.49 no.5
• /
• pp.51-58
• /
• 2012

Accurate transmission and estimation of the channel statistics affected by high Doppler spread is one of the main issues of concern for the latest and future mobile communication systems. Therefore, it is important to research in novel channel estimation techniques that overcome the limitations of conventional methods. In this paper, we propose a novel channel estimation method that, after a simple estimation in the first OFDM symbol, uses Kalman filter to predict the channel in the rest of OFDM symbols with pilot subcarriers. Our method is designed considering the lattice-type arrangement of pilot subcarriers in LTE-Advanced, since most of the studies so far focus on block-type or comb-type pilot arrangements. In addition, to optimize the results, we use the filtering of channel impulse response and Wiener Filter for the estimation of the channel frequency response in the rest of the subcarriers.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.10 no.12
• /
• pp.2264-2270
• /
• 2006

This paper describes fast-hewing frequency synthesizers for multi-band OFDM(MB-OFDM) ultra-wide band(UWB) systems. Three different structures in generating 3 center frequencies(3432MHz, 3960MHz, 4488MHz) are designed and compared. The first structure generates 3 center frequencies using only one PLL operating at 4224MHz, and the second uses three PLLs operating at corresponding center frequencies. The proposed third structure employes two PLLs operating at 3960MHz and 528MHz. Simulation results using 0.18um RF CMOS process parameters show that the third structure exhibits boner characteristics in spur, area and current consumption than the other structures. The band switching time of the proposed synthesizer is less than 1.In and the spur is less than -36dBc. The synthesizer consumes 22mA from a 1.8V supply.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.6 no.4
• /
• pp.567-573
• /
• 2002

In this paper, we propose a new symbol time synchronization scheme suitable for the OFDM system with an interpolator. The proposed scheme performs the following three steps. In the first step, the coarse symbol time synchronization is achieved by continuously measuring the average power of the received envelope signal. Based on this average power, the detection possibility for the symbol time synchronization is determined. It the signal is sufficient for synchronization, we next perform a relatively accurate symbol time synchronization by measuring the correlation between a short training signal and the received envelope signal. Finally, an additional frequency synchronization is performed with a long training signal to correct symbol synchronization errors caused by the phase rotation. From the simulation results, one can see that the proposed synchronization scheme provides a good synchronization performance over frequency selective channels.

• Journal of Navigation and Port Research
• /
• v.29 no.8 s.104
• /
• pp.755-761
• /
• 2005

In this paper, we propose a high-speed adaptive PTS method which eliminates high PAR (Peak-to-Average Power Ratio) and we compare the proposed method with other conventional methods. In addition, we have designed a combined type SLM-PTS scheme to reduce PAR and evaluate the performance. The system used for evaluating PAR performance can be constructed as COFDM (Coded Orthogonal Frequency Division Multiplexing) applying ETD(Enhabced Time Diversity)-Turbo coding scheme. All the analyses in this paper are focused on the system characteristics according to IFFT's point and modulation method and the performance evaluation are based on the PAR reduction rates. As a result, the SLM-PTS combination method reveals good PAR reduction rate and remarkable reduction in the amount of calculations. Especially, in the case of combine-3 scheme, we can achieve approximately $3.7\~3.9$ dB PAR reduction on a basis of 10-5 BER level. Moreover, we can eliminate the side information in COFDM system because of its adaptive characteristics in evaluating PAR reduction rate, so that the additional errors can be omitted.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.33 no.7A
• /
• pp.702-709
• /
• 2008

This paper presents a frequency offset estimation scheme which can be used for packet based OFDM communication systems. The proposed scheme detects the failure of performing coarse frequency offset estimation and compensates the error of estimated coarse frequency offset. The preamble structure considered in this paper is based on the preamble specified in IEEE802.11a and IEEE802.11p standards. We performed simulation to compare the performance according to the different number of reference packets used to detect the failure of performing coarse frequency offset estimation. The simulation results show that the proposed scheme has better performance than the conventional scheme in the low SNR(below 2dB) environment.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.41 no.12
• /
• pp.61-68
• /
• 2004

Wireless mobile communication systems request high speed mobility and high speed data transmission capability. In order to meet the requirements, OFDM(Orthogonal Frequency Division Multiplex) is mainly adopted in the physical layer of the wireless systems. In commercial wireless mobile systems, IEEE802.(11a, 16e, etc) series seem to be used as the modulation method. For supporting multiple air-interfaces in a wireless mobile system, different kinds of OFDM based modulation methods should be supported in one modem chip. It requires a variable point IFFT/FFT or reconfigurable IFFT/FFT processor. In this paper, we propose the design method of a reconfigurable IFFT/FFT processor. In addition, it is shown that a reconfigurable IFFT/FFT processor can he implemented by using the proposed method.