• Title/Summary/Keyword: Ns-2

Search Result 1,727, Processing Time 0.032 seconds

A Cross layer approach to Improving TCP Performance in Wireless LANs (무선 랜 환경에서 Cross-Layer기반의 TCP 성능향상 기법)

  • Kim, Jae-Hoon;Lee, Sun-Hun;Choi, Woong-Chul;Rhee, Seung-Hyong;Chung, Kwang-Sue
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2006.10d
    • /
    • pp.576-580
    • /
    • 2006
  • Snoop 프로토콜은 무선 랜 환경에서 발생하는 TCP 패킷 손실을 효과적으로 보상하여 TCP 전송률을 향상시킬 수 있는 효율적인 프로토콜이다. 하지만, 무선 링크에서 Burst loss가 발생하는 경우에는 지역 재전송을 효과적으로 수행하지 못하여 전송 효율이 떨어진다는 문제점이 있다. 본 논문에서는 Snoop 프로토콜의 이러한 문제점을 개선하기위해 cross layer 기법을 적용한 지역 재전송 기법인 $A^2Snoop$ (ARQ Assistance Snoop) 프로토콜을 제안한다. $A^2Snoop$ 프로토콜은 현재 무선 랜 환경에서 가장 널리 사용되는 IEEE 802.11 MAC 프로토콜 기반의 지역 재전송 메커니즘으로서, MAC 계층의 ARQ 기법의 메시지와 새로이 제안된 지역 재전송 타이머에 의해 효율적인 재전송을 수행한다. ns-2 시뮬레이터를 이용한 실험을 통해 $A^2Snoop$의 지역 재전송 기법은 무선 구간의 Burst loss에 대해 효율적인 보상을 수행하며, 이동 단말의 에너지 효율성을 향상시키는 것을 확인할 수 있다.

  • PDF

Topographic Analysis of Bathymetry Data Acquired from the KR1 Area of Northeastern Pacific : Application of Wavelet-based Filter (북동태평양 KR1 광구 수심자료의 지형분석 : 웨이브렛 필터의 적용)

  • Jung, Mee-Sook;Kim, Hyun-Sub;Park, Cheong-Kee
    • Ocean and Polar Research
    • /
    • v.29 no.4
    • /
    • pp.303-310
    • /
    • 2007
  • 2-D wavelet analysis is applied to bathymetric data from the KR1 area of Korea Deepsea Mining Area. The wavelet analysis is one of the quantitative methods to analyze the topography. The wavelet allows us to create filters to select for topography in a continuous variety of shapes, sizes, and orientation. The 2-D Linear B-spline filter, 100 BS and 100 NF, is convolved with bathymetric data to identify the location of abyssal hills and abyssal troughs in bathymetry. In addition, the 2-D derivative of Cubic B-spline filter, 60 BS and 60 NF, is applied to bathymetric data to find the slope of abyssal hill in bathymetry. These filters were rotated $5^{\circ}$ counterclockwise from NS to match the dominant orientation of seafloor lineament. Both filters result in good match with abyssal hills, troughs, and slopes. This method can apply to fault, fold, and other lineament structures description with variable size. The result of application shows that wavelet analysis of bathymetric data could be used with fundamental data of geophysical analysis.

Advanced surface processing of NLO borate crystals for UV generation

  • Mori, Yusuke;Kamimur, Tomosumi;Yoshimura, Masashi;Sasaki, Takatomo
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.9 no.5
    • /
    • pp.459-462
    • /
    • 1999
  • Recent advances in NLO Borate Crystals for UV Generation are reviewed with the particular emphasis on the technique to improve the life time of UV optics. The laser-damage resistance of CLBO and fused silica surfaces was successfully improved after removing polishing compound by ion beam etching. The polishing compound embedded in the CLBO and fused silica surfaces were to a depth of less than 100nm. We were able to remove polishing compound without degrading the surface condition when the applied ion beam voltage was less than 200 V. The laser-induced surface damage threshold of CLBO was improved up to 15J/$\textrm{cm}^2$(wavelength: 355 nm, pulse width: 0.85 ns)as compared with that of the as-polished surface (11 J/$\textrm{cm}^2$). The laser-induced surface damage of fused silica also increased from 7.5J/$\textrm{cm}^2$ to 15J/$\textrm{cm}^2$. For the irradiation of a 266 nm high-intensity and high-repetition laser light, the surface lifetime of CLBO and fused silica could be more doubled compared with that of the as-polished surface.

  • PDF

A Wide Frequency Range LLC Resonant Controller IC with a Phase-Domain Resonance Deviation Prevention Circuit for LED Backlight Units

  • Park, YoungJun;Kim, Hongjin;Chun, Joo-Young;Lee, JooYoung;Pu, YoungGun;Lee, Kang-Yoon
    • Journal of Power Electronics
    • /
    • v.15 no.4
    • /
    • pp.861-875
    • /
    • 2015
  • This paper presents a wide frequency range LLC resonant controller IC for LED backlight units. In this paper a new phase-domain resonance deviation prevention circuit (RDPC), which covers a wide frequency and input voltage range, is proposed. In addition, a wide range gate clock generator and an automatic dead time generator are proposed. The chip is fabricated using 0.35 μm BCD technology. The die size is 2 x 2 mm2. The frequency of the clock generator ranges from 38 kHz to 400 kHz, and the dead time ranges from 300 ns to 2 μs. The current consumption of the LLC resonant controller IC is 4 mA for a 100 kHz operation frequency using a supply voltage of 15 V.

The Two Window-Based Marking Algorithm For Enhancing Fairness of Assured Services in a Differentiated Services Network (차별서비스 네트워크에서 보장형 서비스의 공평성 향상을 위한 이중 윈도우 기반 마킹 알고리즘)

  • Cho, Byeong-Kyu;Lee, Sung-Keun;Kang, Eui-Sung
    • The KIPS Transactions:PartC
    • /
    • v.9C no.5
    • /
    • pp.743-748
    • /
    • 2002
  • In recent research for the Internet, many studies have investigated the Diffserv AS architecture that can provide Quality of Service. However, this architecture still lacks the qualification to provide full use of the bandwidth to the customer In this paper, we propose the TS2W3C (Time Sliding Two Window Three Color) marking algorithm to improve the fair share of bandwidth by enhancing the TSW (Time Sliding Window) marking algorithm. Our proposed mechanism provides the bandwidth relatively more fairly than the TSW mechanism.

음극 크기에 따라 가상 음극발진기를 이용한 고출력 마이크로파 발생 및 진단

  • 정민우;최명철;최성혁;조광섭;서윤호;최은하;엄환섭;신희명
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2000.02a
    • /
    • pp.179-179
    • /
    • 2000
  • 음극의 크기에 따라 발생된 전자빔 전류가 도파관 영역에서 공간 전하 한계 전류를 초과할 경우 형성되는 가상 음극 (Virtual Cathode)을 이용한 축 방향으로의 고출력 마이크로파 발생 및 진단에 관한 연구를 수행하였다. 먼저 실험에 앞서 전산모사를 통해 결과를 예측하고 실험을 통해 확인하는 순으로 하였다. 전산 모사는 2-1/2차원 Partical-In-Cell(PIC) 코드인 "MAGIC"을 사용하여 축 방향으로 진행하는 새로운 개념의 가상 음극발진기를 모사하고, 정확한 경과를 얻기 위해 강렬한 상대론적 전자빔 발생 장치인 "천둥"( 최대 전압 600kV, 최대 전류 70KA, 60ns)을 사용하여 전산 모사에 넣어줄 전류값을 얻었다. 음극의 반지름이 2.5cm 일 때 전파되는 최대 출력이 약 800MW인 마이크로파가 발생되었고, 이때 출력변환 효율이 약 30%임을 전산모사를 통하여 알 수 있었다. 또한 전파하는 전기장의 축방향 성분(Ez)의 반지름 방향에 대한 분포 특성을 통하여 주된 전파 모드가 TM01와 그 상위모드의 조합으로 이루어졌음을 알았고 이때 기대되는 동작 진동수는 5~7 GHz임을 전산 모사 결과로부터 알 수 있었다. 실험을 통해서도 음극의 크기가 2.5cm 때, 최대 출력이 약 520MW인 마이크로파를 발생하였고, 이 때 출력 변환 효율은 약 8%이고, 방전 사진을 통해서 주된 동작 모드가 TM01와 그 상위모드의 조합으로 이루어졌음을 알았고, 이때 주된 출력 진동수는 5~6 GHz임을 알 수 있었다.는 5~6 GHz임을 알 수 있었다.

  • PDF

Phase Change Characteristics of Sb-Based Phase Change Materials

  • Park, Sung-Jin;Kim, In-Soo;Kim, Sang-Kyun;Choi, Se-Young
    • Korean Journal of Materials Research
    • /
    • v.18 no.2
    • /
    • pp.61-64
    • /
    • 2008
  • Electrical optical switching and structural transformation of $Ge_{15}Sb_{85}$, $Sb_{65}Se_{35}$ and N2.0 sccm doped $Sb_{83}Si_{17}$ were studied to investigate the phase change characteristics for PRAM application. Sb-based materials were deposited by a RF magnetron co-sputtering system and the phase change characteristics were analyzed using an X-ray diffractometer (XRD), a static tester and a four-point probe. Doping Ge, Se or Si atoms reinforced the amorphous stability of the Sb-based materials, which affected the switching characteristics. The crystallization temperature of the Sb-based materials increased as the concentration of the Ge, Se or Si increased. The minimum time of $Ge_{15}Sb_{85}$, $Sb_{65}Se_{35}$ and N2.0 sccm doped $Sb_{83}Si_{17}$ for crystallization was 120, 50 and 90 ns at 12 mW, respectively. $Sb_{65}Se_{35}$ was crystallized at $170^{\circ}C$. In addition, the difference in the sheet resistances between amorphous and crystalline states was higher than $10^4{\Omega}/{\gamma}$.

A Design Of Physical Layer For OpenCable Copy Protection Module Using SystemC (SystemC를 이용한 OpenCableTM Copy Protection Module의 Physical Layer 설계)

  • Lee, Jung-Ho;Lee, Suk-Yun;Cho, Jun-Dong
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2004.05a
    • /
    • pp.157-160
    • /
    • 2004
  • 본 논문은 미국 차세대 디지털 케이블 방송 표준 규격인 오픈케이블($OpenCable^{TM}$)의 수신제한 모듈인 CableCard의 Physical Layer를 SystemC의 TLM(Transaction Level Modeling)과 RTL(Register-Transfer Level) 모델링 기법으로 설계하였다. 본 논문에서 설계한 CableCard의 Physical Layer는 PCMCIA Interface, Command Inteface 그리고 MPEG-2 TS Interface 로 구성된다. CableCard가 전원이 인가될 때, 카드 초기화를 위하여 동작하는 PCMCIA 인터페이스는 16 비트 PC 카드 SRAM 타입으로 2MByte Memory와 100ns access time으로 동작할 수 있게 설계하였다. PCMCIA 카드 초기화 동작이 완료된 후, CableCard의 기능을 수행하기 위하여 두 개의 논리적 인터페이스가 정의되는데 하나는 MPEG-2 TS 인터페이스이고, 다른 하나는 호스트(셋톱박스)와 모듈 사이의 명령어들을 전달하는 명령어 인터페이스(Command Interface)이다. 명령어 인터페이스(Command Interface)는 셋톱박스의 CPU와 통신하기 위한 1KByte의 Data Channel과 OOB(Out-Of-Band) 통신을 위한 4KByte의 Extended Channel 로 구성되고, 최대 20Mbits/s까지 동작한다. 그리고 MPEG-2 TS는 100Mbits/s까지 동작을 수행할 수 있게 설계하였다. 설계한 코드를 실행한 후, Cadence사의 SimVision을 통해서 타이밍 시뮬레이션을 검증하였다.

  • PDF

An Efficient Hardware Implementation of AES Rijndael Block Cipher Algorithm (AES Rijndael 블록 암호 알고리듬의 효율적인 하드웨어 구현)

  • 안하기;신경욱
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.12 no.2
    • /
    • pp.53-64
    • /
    • 2002
  • This paper describes a design of cryptographic processor that implements the AES (Advanced Encryption Standard) block cipher algorithm, "Rijndael". An iterative looping architecture using a single round block is adopted to minimize the hardware required. To achieve high throughput rate, a sub-pipeline stage is added by dividing the round function into two blocks, resulting that the second half of current round function and the first half of next round function are being simultaneously operated. The round block is implemented using 32-bit data path, so each sub-pipeline stage is executed for four clock cycles. The S-box, which is the dominant element of the round block in terms of required hardware resources, is designed using arithmetic circuit computing multiplicative inverse in GF($2^8$) rather than look-up table method, so that encryption and decryption can share the S-boxes. The round keys are generated by on-the-fly key scheduler. The crypto-processor designed in Verilog-HDL and synthesized using 0.25-$\mu\textrm{m}$ CMOS cell library consists of about 23,000 gates. Simulation results show that the critical path delay is about 8-ns and it can operate up to 120-MHz clock Sequency at 2.5-V supply. The designed core was verified using Xilinx FPGA board and test system.

Research on Applicability of Laser Ablation Propulsion to Space Debris Removal by Simulations (시뮬레이션을 통한 레이저 융삭 추진의 우주 쓰레기 제거 응용 가능성 연구)

  • Yoo, Seong-Moon;Lee, Seung-Min
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.25 no.2
    • /
    • pp.169-176
    • /
    • 2022
  • Laser ablation propulsion(LAP) is the method to create impulse by laser ablation. It can be used to deorbit the space debris(SD), as its long-range property and versatility on any material. In this paper, we find out several requirements of the LAP system(LAPS) to deorbit the SD by simple numerical calculations of the SD orbit and laser beam flux. As a result, minimum operable altitude angle turned out to be a crucial variable to the LAPS. Moreover, if minimum operable altitude angle is 10°, and if the minimum distance between the LAPS and the SD is below 450 km, 1 m/s2 is sufficient to deorbit the SD by once. With 18 kJ/3 ns pulsed laser and cube shaped 100 kg SD, 1 m/s2 acceleration can be achieved by increasing the pulse repetition rate over 34~53 Hz, depending on the size of the SD. This capability could compare with the conceptual design of the Japan Establishment for a Power-laser Community Harvest(J-EPoCH) facility, which include 8 kJ, 5 PW@100 Hz laser.