• 제목/요약/키워드: Multi-interface

검색결과 1,260건 처리시간 0.028초

에폭시/마이크로/나노알루미나 콤포지트의 부분방전 저항성특성 (A Study on the Partial Discharge Resistance Properties of Epoxy/Micro/Nano Alumina Composites)

  • 박재준
    • 전기학회논문지
    • /
    • 제65권6호
    • /
    • pp.1026-1031
    • /
    • 2016
  • Neat Epoxy, nano alumina composites, micro alumina composites and multi-nano alumina composites were prepared and experiment were performed to measure their partial discharge resistant characteristics. The partial discharge resistance obtained for the microcomposites, nanocomposites and multi-nanocomposites are compared with those of unfilled epoxy and with GDE amount for surface modifier. It was observed that compare multi-nano alumina composites to micro alumina composites, the partial discharge resistance to degradation gets improved considerably. The improvement in the degradation resistance is attributed to the interface intension between the nano alumina composites and GDE, micro alumina and epoxy neat.

분산 객체 미들웨어 기반의 경영정보시스템 개발 (Development of Management Information System Based on Distributed Object Middleware)

  • 권영도;조유섭
    • 연구논문집
    • /
    • 통권28호
    • /
    • pp.239-246
    • /
    • 1998
  • Today’s information technology departments face a dilemma to create a competitive advantage for the organization by developing. deploying, and managing distributed applications that scale across the LAN, WAN, and Internet, while preserving investments in systems. Applications, information. IT organizations are today being asked to build the future, without breaking systems that maintain the current business. A possible answer to this dilemma is the implementation of a multi-tier distributed computing architecture. Multi-tier architecture has the potential to provide better, more timely information across the enterprise at a lower cost than the current combination of PC LAN, two-tier client/server, or mainframe applications that have been developed in most organizations. In this paper, we implement management information system based on distributed object middleware using multi-tier distributed computing architecture. This system uses Microsoft's implementation of DCOM/ActiveX and provides easily accessible web interface to the system users.

  • PDF

Resource Efficient AI Service Framework Associated with a Real-Time Object Detector

  • Jun-Hyuk Choi;Jeonghun Lee;Kwang-il Hwang
    • Journal of Information Processing Systems
    • /
    • 제19권4호
    • /
    • pp.439-449
    • /
    • 2023
  • This paper deals with a resource efficient artificial intelligence (AI) service architecture for multi-channel video streams. As an AI service, we consider the object detection model, which is the most representative for video applications. Since most object detection models are basically designed for a single channel video stream, the utilization of the additional resource for multi-channel video stream processing is inevitable. Therefore, we propose a resource efficient AI service framework, which can be associated with various AI service models. Our framework is designed based on the modular architecture, which consists of adaptive frame control (AFC) Manager, multiplexer (MUX), adaptive channel selector (ACS), and YOLO interface units. In order to run only a single YOLO process without regard to the number of channels, we propose a novel approach efficiently dealing with multi-channel input streams. Through the experiment, it is shown that the framework is capable of performing object detection service with minimum resource utilization even in the circumstance of multi-channel streams. In addition, each service can be guaranteed within a deadline.

Voltage-Mode 1.5 Gbps Interface Circuits for Chip-to-Chip Communication

  • Lee, Kwang-Jin;Kim, Tae-Hyoung;Cho, Uk-Rae;Byun, Hyun-Geun;Kim, Su-Ki
    • ETRI Journal
    • /
    • 제27권1호
    • /
    • pp.81-88
    • /
    • 2005
  • In this paper, interface circuits that are suitable for point-to-point interconnection with an over 1 Gbps data rate per pin are proposed. To achieve a successful data transfer rate of multi-gigabits per-second between two chips with a point-to-point interconnection, the input receiver uses an on-chip parallel terminator of the pass gate style, while the output driver uses the pullup and pulldown transistors of the diode-connected style. In addition, the novel dynamic voltage level converter (DVLC) has solved such problems as the access time increase and valid data window reduction. These schemes were adopted on a 64 Mb DDR SRAM with a 1.5 Gbps data rate per pin and fabricated using a 0.10 ${\mu}m$ dual gate oxide CMOS technology.

  • PDF

Intelligent Emotional Interface for Personal Robot and Its Application to a Humanoid Robot, AMIET

  • Seo, Yong-Ho;Jeong, Il-Woong;Jung, Hye-Won;Yang, Hyun-S.
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 2004년도 ICCAS
    • /
    • pp.1764-1768
    • /
    • 2004
  • In the near future, robots will be used for the personal use. To provide useful services to humans, it will be necessary for robots to understand human intentions. Consequently, the development of emotional interfaces for robots is an important expansion of human-robot interactions. We designed and developed an intelligent emotional interface for the robot, and applied the interfaces to our humanoid robot, AMIET. Subsequent human-robot interaction demonstrated that our intelligent emotional interface is very intuitive and friendly

  • PDF

레벨셋 기법의 물성 보간 방법에 대한 고찰 (ASSESSMENT OF PROPERTY INTERPOLATION METHODS IN LEVEL SET METHOD)

  • 박준권;오정민;강관형
    • 한국전산유체공학회:학술대회논문집
    • /
    • 한국전산유체공학회 2009년 춘계학술대회논문집
    • /
    • pp.283-289
    • /
    • 2009
  • In level set method, material properties are made to change smoothly across an interface of two materials with different properties by introducing an interpolation or smoothing scheme. So far, the weighted arithmetic mean (WAM) method has been exclusively adopted in level set method, without complete assessment for its validity. We showed here that the weighted harmonic mean (WHM) method for rate constants of various rate processes, including viscosity, thermal conductivity, electrical conductivity, and permittivity, gives much more accurate results than the WAM method. The selection of interpolation scheme is particularly important in multi-phase electrohydrodynamic problems in which driving force for fluid flow is electrical force exerted on the phase interface. Our analysis also showed that WHM method for both electrical conductivity and permittivity gives not only more accurate, but also more physically realistic distribution of electrical force at the interface. Our arguments are confirmed by numerical simulations of drop deformation under DC electric field.

  • PDF

CCUP 기법을 이용한 2 차원 슬로싱 문제의 수치해석 (Numerical Analysis of Violent Sloshing Problems by CCUP Method)

  • 양경규;김용환
    • 대한조선학회논문집
    • /
    • 제47권1호
    • /
    • pp.1-10
    • /
    • 2010
  • In the present paper, a numerical method based on the constraint interpolation profile (CIP) method is applied for simulating two-dimensional violent sloshing problems. The free surface boundary value problem is considered as a multiphase problem which includes water and air. A stationary Cartesian grid system is adopted, and an interface capturing method is used to trace the shape of free surface profile. The CIP combined unified procedure (CCUP) scheme is applied for flow solver, and the tangent of hyperbola for interface capturing (THINC) scheme is used for interface capturing. Numerical simulations have been carried out for partially-filled 2D tanks under forced sway and roll motions at various filling depths and frequencies. The computational results are compared with experiments and/or the other numerical results to validate the present numerical method.

$I^2$ C Bus interface를 이용한 다채널 광원 제어시스템 설계/구현 (Multi Channel Optical Source Controller Design Using $I^2$ C Bus Interface)

  • 염진수;류광열;허창우
    • 한국정보통신학회:학술대회논문집
    • /
    • 한국해양정보통신학회 2002년도 추계종합학술대회
    • /
    • pp.539-542
    • /
    • 2002
  • 본 논문에서 는 64채널 DWDM(Dense Wavelength Division Multiplexing)용 광원(Optical Source)을 구현하고, 이를 효율적으로 제어하기 위하여 I$^2$C Bus interface를 이용한 제어기를 설계하였다. 채널은 독립적으로 동작될 수 있도록 각각 Laser Diode 구동 회로와 마이크로프로세서, A/D 및 D/A 컨버터로 구성하였으며, 또한 각 채널들은 하나의 I$^2$C Bus를 통해 주 제어기와 연결된다 주 제어기는 RS-232 및 LAN을 통해 틀어오는 사용자의 명령을 I$^2$C Bus를 이용하여 각 채널에 전달하고, 채널로부터 들어오는 정보를 사용자에게 제공한다. RS-232C 및 LAN을 통한 PC와의 전송속도는 57600BPS로 구현하였다.

  • PDF

다국어 기반의 질의응답시스템을 활용한 지능형 케릭터 시스템 (An Intelligent Character System Using Multi-Language Based Question Answering System)

  • 박홍원;이기주;이수진
    • 한국정보과학회 언어공학연구회:학술대회논문집(한글 및 한국어 정보처리)
    • /
    • 한국정보과학회언어공학연구회 2002년도 제14회 한글 및 한국어 정보처리 학술대회
    • /
    • pp.215-220
    • /
    • 2002
  • 질의응답시스템을 지능형 케릭터 시스템에 활용하기 위해서는 불특정한 주제에 대해 불특정 다수의 사용자와 대화할 수 있는 정교한 대화 모델이 필요하다. 이러한 대화 모델은 사용자의 질의문장을 인식하고 질의의도를 파악한 후 케릭터의 특정지식으로 접근하여 해당 지식을 사용자의 요구에 맞는 응답문의 형태로 생성해 내는 과정이 필수적으로 포함되어야 한다. 본 논문에서는 논의의 대상이 되는 질의응답시스템이 다국어 기반이라는 점을 고려하여 질의응답시스템을 지능형 케릭터에 활용하는 과정에서 케릭터의 지식구조 설계는 물론이고 질의문장 분석과 응답 문 생성의 방법론에 있어서도 한국어, 영어, 일본어, 중국어 각각의 언어적 특질을 반영함으로써 형태적, 통사적 차이로 인한 애로점을 최소화할 수 있도록 하였다.

  • PDF

25MW급 대용량 멀티레벨 인버터의 시뮬레이션 기반 손실해석과 출력특성 비교 분석 (Simulation based Comparative Loss Analysis and Output Characteristic for 25MW Class of High Power Multi-level Inverters)

  • 김이김;박찬배;백제훈;곽상신
    • 전력전자학회논문지
    • /
    • 제20권4호
    • /
    • pp.337-343
    • /
    • 2015
  • The multi-level inverters are highly efficient for high-power and medium-voltage AC driving applications, such as high-speed railway systems and renewable energy resources, because such inverters generate lower total harmonic distortion (THD) and electromagnetic interface (EMI). Lower switching stress occurs on switching devices compared with conventional two-level inverters. Depending on the multi-level inverter topology, the required components and number of switching devices are different, influencing the overall efficiency. Comparative studies of multi-level inverters based on loss analysis and output characteristic are necessary to apply multi-level inverters in high-power AC conversion systems. This paper proposes a theoretical loss analysis method based on piecewise linearization of characteristic curves of power semiconductor devices as well as loss analysis and output performance comparison of five-level neutral-point clamped, flying capacitor inverters, and high-level cascaded H-bridge multi-level inverters.