• Title/Summary/Keyword: Multi-Stage process

Search Result 527, Processing Time 0.026 seconds

A Study on the Multi-level Optimization Method for Heat Source System Design (다단계 최적화 수법을 이용한 열원 설비 설계법에 관한 연구)

  • Yu, Min-Gyung;Nam, Yujin
    • Korean Journal of Air-Conditioning and Refrigeration Engineering
    • /
    • v.28 no.7
    • /
    • pp.299-304
    • /
    • 2016
  • In recent years, heat source systems which have a principal effect on the performance of buildings are difficult to design optimally as a great number of design factors and constraints in large and complicated buildings need to be considered. On the other hand, it is necessary to design an optimum system combination and operation planning for energy efficiency considering Life Cycle Cost (LCC). This study suggests a multi-level and multi-objective optimization method to minimize both LCC and investment cost using a genetic algorithm targeting an office building which requires a large cooling load. The optimum method uses a two stage process to derive the system combination and the operation schedule by utilizing the input data of cooling and heating load profile and system performance characteristics calculated by dynamic energy simulation. The results were assessed by Pareto analysis and a number of Pareto optimal solutions were determined. Moreover, it was confirmed that the derived operation schedule was useful for operating the heat source systems efficiently against the building energy requirements. Consequently, the proposed optimization method is determined by a valid way if the design process is difficult to optimize.

A modified simulated annealing search algorithm for scheduling of chemical batch processes with CIS policy

  • Kim, Hyung-Joon;Jung, Jae-Hak
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1995.10a
    • /
    • pp.319-322
    • /
    • 1995
  • As a trend toward multi-product batch processes is increasing in Chemical Process Industry (CPI), multi-product batch scheduling has been actively studied. But the optimal production scheduling problems for multi-product batch processes are known as NP-complete. Recently Ku and Karimi [5] have studied Simulated Annealing(SA) and Jung et al.[6] have developed Modified Simulated Annealing (MSA) method which was composed of two stage search algorithms for scheduling of batch processes with UIS and NIS. Jung et al.[9] also have studied the Common Intermediate Storage(CIS) policy which have accepted as a high efficient intermediate storage policy. It can be also applied to pipeless mobile intermediate storage pacilities. In spite of these above researches, there have been no contribution of scheduling of CIS policy for chemical batch processes. In this paper, we have developed another MSA for scheduling chemical batch processes with searching the suitable control parameters for CIS policy and have tested the this algorithm with randomly generated various scheduling problems. From these tests, MSA is outperformed to general SA for CIS batch process system.

  • PDF

A Prototype Implementation for 3D Animated Anaglyph Rendering of Multi-typed Urban Features using Standard OpenGL API

  • Lee, Ki-Won
    • Korean Journal of Remote Sensing
    • /
    • v.23 no.5
    • /
    • pp.401-408
    • /
    • 2007
  • Animated anaglyph is the most cost-effective method for 3D stereo visualization of virtual or actual 3D geo-based data model. Unlike 3D anaglyph scene generation using paired epipolar images, the main data sets of this study is the multi-typed 3D feature model containing 3D shaped objects, DEM and satellite imagery. For this purpose, a prototype implementation for 3D animated anaglyph using OpenGL API is carried out, and virtual 3D feature modeling is performed to demonstrate the applicability of this anaglyph approach. Although 3D features are not real objects in this stage, these can be substituted with actual 3D feature model with full texture images along all facades. Currently, it is regarded as the special viewing effect within 3D GIS application domains, because just stereo 3D viewing is a part of lots of GIS functionalities or remote sensing image processing modules. Animated anaglyph process can be linked with real-time manipulation process of 3D feature model and its database attributes in real world problem. As well, this approach of feature-based 3D animated anaglyph scheme is a bridging technology to further image-based 3D animated anaglyph rendering system, portable mobile 3D stereo viewing system or auto-stereo viewing system without glasses for multi-viewers.

Bimetallic Co/Zn-ZIF as an Efficient Photocatalyst for Degradation of Indigo Carmine

  • Nguyen, Thanh Nhan;Nguyen, Hoang Phuc;Kim, Tae-Ho;Lee, Soo Wohn
    • Korean Journal of Materials Research
    • /
    • v.28 no.1
    • /
    • pp.68-74
    • /
    • 2018
  • Cobalt-incorporated zeolitic imidazolate framework ZIF-8 was synthesized by a simple one-pot synthesis method at room temperature. Powder X-ray diffraction patterns and energy dispersive X-ray spectrum confirmed the formation of the bimetallic Co/Zn-ZIF structure. UV-Vis diffuse reflectance spectra revealed that the bimetallic ZIF had a lower HOMO-LUMO gap compared with ZIF-8 due to the charge transfer process from organic ligands to cobalt centers. A hydrolytic stability test showed that Co/Zn-ZIF is very robust in aqueous solution - the most important criterion for any material to be applied in photodegradation. The photocatalytic efficiency of the synthesized samples was investigated over the Indigo Carmine (IC) dye degradation under solar simulated irradiation. Cobalt incorporated ZIF-8 exhibited high efficiency over a wide range of pH and initial concentration. The degradation followed through three distinct stages: a slow initial stage, followed by an accelerated stage and completed with a decelerated stage. Moreover, the photocatalytic performance of the synthesized samples was highly improved in alkaline environment rather than in acidic or neutral environments, which may have been because in high pH medium, the increased concentration of hydroxyl ion facilitated the formation of hydroxyl radicals, a reactive species responsible for the breaking of the Indigo Carmine structure. Thus, Co/Zn-ZIF is a promising and green material for solving the environmental pollution caused by textile industries.

Preparation of Highly Cross-Linked, Monodisperse Poly(methyl methacrylate) Microspheres by Dispersion Polymerization; Part II. Semi-continuous Processes

  • Lee, Ki-Chang;Lee, Sang-Yun
    • Macromolecular Research
    • /
    • v.16 no.4
    • /
    • pp.293-302
    • /
    • 2008
  • In our previous publication, the problem of particle deformation and coagulation at the nucleation stage in the presence of cross-linker was intensely studied by seeded batch dispersion polymerization of methyl methacrylate (MMA). In the present work, highly cross-linked, monodisperse PMMA particles were prepared under various reaction conditions by seeded semi-continuous process. Monodisperse, $6.5{\mu}m$-diameter PMMA particles containing up to 8 wt% of DVB or EGDMA were successfully made by seeded semi-continuous process and multi-semi-continuous addition process, respectively. Therefore, this study shows that seeded semi-continuous process is more effective and efficient to prepare highly cross-linked, monodisperse particles than non-seeded and seeded batch processes.

Design of Small-Area MTP Memory Based on a BCD Process (BCD 공정 기반 저면적 MTP 설계)

  • Soonwoo Kwon;Li Longhua;Dohoon Kim;Panbong Ha;Younghee Kim
    • Journal of IKEEE
    • /
    • v.28 no.1
    • /
    • pp.78-89
    • /
    • 2024
  • PMIC chips based on a BCD process used in automotive semiconductors require multi-time programmable (MTP) intellectual property (IP) that does not require additional masks to trim analog circuits. In this paper, MTP cell size was reduced by about 18.4% by using MTP cells using PMOS capacitors (PCAPs) instead of NMOS capacitors (NCAPs) in MTP cells, which are single poly EEPROM cells with two transistors and one MOS capacitor for small-area MTP IP design. In addition, from the perspective of MTP IP circuit design, the two-stage voltage shifter circuit is applied to the CG drive circuit and TG drive circuit of MTP IP design, and in order to reduce the area of the DC-DC converter circuit, the VPP (=7.75V), VNN (=-7.75V) and VNNL (=-2.5V) charge pump circuits using the charge pumping method are placed separately for each charge pump.

Process Simulation of HCNG Refueling System (HCNG 충전 시스템 공정모사)

  • Kim, Sang-Min;Han, Jeong-Ok;Lee, Yeong-Cheol;Lee, Joong-Seong;Kim, Yong-Cheol;Chae, Jeong-Min;Hong, Seong-Ho
    • Journal of the Korean Institute of Gas
    • /
    • v.17 no.5
    • /
    • pp.1-7
    • /
    • 2013
  • In this study, simulation work of HCNG refueling system was performed. The hydrogen was produced from steam reforming process by natural gas. The conversion of natural gas is increased as SCR is increased. but it was no significant difference more than 3 of SCR and fuel throughput is increased as GHSV is increased. Both conversion and fuel throughput levels was optimized when the $1700h^{-1}$ of GHSV. CNG was compressed from low pressure natural gas. For the mixing of $H_2$ and CNG is mixed with the high pressure conditions such as 400bar of $H_2$ and 250bar of natural gas. Single-stage compression was required more power than multi stage. So, multi stage compression was suggested for high pressure compression. We calculated the intermediate pressure to minimize total required power of compressors. The intermediate pressure for $H_2$ and natural gas were derived at 61 and 65 bar, respectively.

Identification and Multivariable Iterative Learning Control of an RTP Process for Maximum Uniformity of Wafer Temperature

  • Cho, Moon-Ki;Lee, Yong-Hee;Joo, Sang-Rae;Lee, Kwang-S.
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2003.10a
    • /
    • pp.2606-2611
    • /
    • 2003
  • Comprehensive study on the control system design for a RTP process has been conducted. The purpose of the control system is to maintain maximum temperature uniformity across the silicon wafer achieving precise tracking for various reference trajectories. The study has been carried out in two stages: thermal balance modeling on the basis of a semi-empirical radiation model, and optimal iterative learning controller design on the basis of a linear state space model. First, we found through steady state radiation modeling that the fourth power of wafer temperatures, lamp powers, and the fourth power of chamber wall temperature are related by an emissivity-independent linear equation. Next, for control of the MIMO system, a state space modeland LQG-based two-stage batch control technique was derived and employed to reduce the heavy computational demand in the original two-stage batch control technique. By accommodating the first result, a linear state space model for the controller design was identified between the lamp powers and the fourth power of wafer temperatures as inputs and outputs, respectively. The control system was applied to an experimental RTP equipment. As a consequence, great uniformity improvement could be attained over the entire time horizon compared to the original multi-loop PID control. In addition, controller implementation was standardized and facilitated by completely eliminating the tedious and lengthy control tuning trial.

  • PDF

Optimal Buffer Allocation in Multi-Product Repairable Production Lines Based on Multi-State Reliability and Structural Complexity

  • Duan, Jianguo;Xie, Nan;Li, Lianhui
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.14 no.4
    • /
    • pp.1579-1602
    • /
    • 2020
  • In the design of production system, buffer capacity allocation is a major step. Through polymorphism analysis of production capacity and production capability, this paper investigates a buffer allocation optimization problem aiming at the multi-stage production line including unreliable machines, which is concerned with maximizing the system theoretical production rate and minimizing the system state entropy for a certain amount of buffers simultaneously. Stochastic process analysis is employed to establish Markov models for repairable modular machines. Considering the complex structure, an improved vector UGF (Universal Generating Function) technique and composition operators are introduced to construct the system model. Then the measures to assess the system's multi-state reliability and structural complexity are given. Based on system theoretical production rate and system state entropy, mathematical model for buffer capacity optimization is built and optimized by a specific genetic algorithm. The feasibility and effectiveness of the proposed method is verified by an application of an engine head production line.

A Novel 3-Level Transceiver using Multi Phase Modulation for High Bandwidth

  • Jung, Dae-Hee;Park, Jung-Hwan;Kim, Chan-Kyung;Kim, Chang-Hyun;Kim, Suki
    • Proceedings of the IEEK Conference
    • /
    • 2003.07b
    • /
    • pp.791-794
    • /
    • 2003
  • The increasing computational capability of processors is driving the need for high bandwidth links to communicate and store the information that is processed. Such links are often an important part of multi processor interconnection, processor-to-memory interfaces and Serial-network interfaces. This paper describes a 0.11-${\mu}{\textrm}{m}$ CMOS 4 Gbp s/pin 3-Level transceiver using RSL/(Rambus Signaling Logic) for high bandwidth. This system which uses a high-gain windowed integrating receiver with wide common-mode range which was designed in order to improve SNR when operating with the smaller input overdrive of 3-Level. For multi-gigabit/second application, the data rate is limited by Inter-Symbol Interference (ISI) caused by low pass effects of channel, process-limited on-chip clock frequency, and serial link distance. In order to detect the transmited 4Gbps/pin with 3-Level data sucessfully ,the receiver is designed using 3-stage sense amplifier. The proposed transceiver employes multi-level signaling (3-Level Pulse Amplitude Modulation) using clock multi phase, double data rate and Prbs patten generator. The transceiver shows data rate of 3.2 ~ 4.0 Gbps/pin with a 1GHz internal clock.

  • PDF