• Title/Summary/Keyword: Model verification

Search Result 3,287, Processing Time 0.042 seconds

SystemVerilog-based Verification Environment using SystemC Constructs (SystemC 구성요소를 이용한 SystemVerilog 기반 검증환경)

  • Oh, Young-Jin;Song, Gi-Yong
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.12 no.4
    • /
    • pp.309-314
    • /
    • 2011
  • As a system becomes more complex, a design relies more heavily on a methodology based on high-level abstraction and functional verification. SystemVerilog includes characteristics of hardware design language and verification language in the form of extensions to the Verilog HDL. However, the OOP of System Veri log does not allow multiple inheritance. In this paper, we propose adoption of SystemC to introduce multiple inheritance. After being created, a SystemC unit is combined with a SystemVerilog-based verification environment using SystemVerilog DPI and ModelSim macro. Employing multiple inheritance of SystemC makes a design of a verification environment simple and easy through source code reuse. Moreover, a verification environment including SysemC unit has a benefit of reconfigurability due to OOP.

Rate-sensitive analysis of framed structures Part I: model formulation and verification

  • Izzuddin, B.A.;Fang, Q.
    • Structural Engineering and Mechanics
    • /
    • v.5 no.3
    • /
    • pp.221-237
    • /
    • 1997
  • This paper presents a new uniaxial material model for rate-sensitive analysis addressing both the transient and steady-state responses. The new model adopts visco-plastic theory for the rate-sensitive response, and employs a three-parameter representation of the overstress as a function of the strain-rate. The third parameter is introduced in the new model to control its transient response characteristics, and to provide flexibility in fitting test data on the variation of overstress with strain-rate. Since the governing visco-plastic differential equation cannot be integrated analytically due to its inherent nonlinearity, a new single-step numerical integration procedure is proposed, which leads to high levels of accuracy almost independent of the size of the integration time-step. The new model is implemented within the nonlinear analysis program ADAPTIC, which is used to provide several verification examples and comparison with other experimental and numerical results. The companion paper extends the three-parameter model to trilinear static stress-strain relationships for steel and concrete, and presents application examples of the proposed models.

SDL-OPNET Model Conversion Technique for the Development of Communication Protocols with an Integrated Model Design Approach (통합 모델 설계 방식 기반 통신 프로토콜 개발을 위한 SDL-OPNET 모델 변환 기법)

  • Kim, Jae-Woo;Kim, Tae-Hyong
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.5 no.2
    • /
    • pp.67-76
    • /
    • 2010
  • Although both functional verification and performance evaluation are necessary for the development of effective and reliable communication systems, they have been often performed independently; by functional modeling with formal language tools and by performance modeling with professional network performance evaluation tools, respectively. Separate and repeated modeling of one system, however, would often result in cost increase and inconsistency between the models. This paper proposes an integrated model design approach in order to overcome this problem that evaluates the performance of a communication protocol designed in SDL with SDL-OPNET model conversion. The proposed technique generates OPNET skeleton code from Tau-generated C code of the SDL model by analyzing the relations between SDL and OPNET models. IEEE 802.2 LLC protocol was used as an example of model conversion to show the applicability and effectiveness of the proposed technique.

Extending Model Checker for Real-time Verification of Statecharts (스테이트차트의 실시간 검증을 위한 모델체커의 확장)

  • 방호정;홍형석;김태효;차성덕
    • Journal of KIISE:Software and Applications
    • /
    • v.31 no.6
    • /
    • pp.773-783
    • /
    • 2004
  • This paper presents a method for real-time verification of Statecharts. Statecharts has been widely used for real-time reactive systems, and supports two time models: synchronous and asynchronous. However, existing real-time verification methods for them are incompatible with the asynchronous time model or increase state space by introducing new variables to the target models. We solved these problems by extending existing model checking algorithms. The extended algorithms can be used with both time models of Statecharts because they consider time increasing transitions only. In addition, they do not increase target state space since they count those transitions internally without additional variables. We extended an existing model checker, NuSMV, based on the proposed algorithms and conducted some experiments to show their advantage.

A Study on Adaptive Model Updating and a Priori Threshold Decision for Speaker Verification System (화자 확인 시스템을 위한 적응적 모델 갱신과 사전 문턱치 결정에 관한 연구)

  • 진세훈;이재희;강철호
    • The Journal of the Acoustical Society of Korea
    • /
    • v.19 no.5
    • /
    • pp.20-26
    • /
    • 2000
  • In speaker verification system the HMM(hidden Markov model) parameter updating using small amount of data and the priori threshold decision are crucial factor for dealing with long-term variability in people voices. In the paper we present the speaker model updating technique which can be adaptable to the session-to-intra speaker variability and the priori threshold determining technique. The proposed technique decreases verification error rates which the session-to-session intra-speaker variability can bring by adapting new speech data to speaker model parameter through Baum Welch re-estimation. And in this study the proposed priori threshold determining technique is decided by a hybrid score measurement which combines the world model based technique and the cohen model based technique together. The results show that the proposed technique can lead a better performance and the difference of performance is small between the posteriori threshold decision based approach and the proposed priori threshold decision based approach.

  • PDF

VHDL Code Coverage Checker for IP Design and Verification (IP 설계 환경을 위한 VHDL Code Coverage Checker)

  • 김영수;류광기;배영환;조한진
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.325-328
    • /
    • 2001
  • This paper describes a VHDL code coverage checker for If design and verification. Applying the verification coverage to IP design is a methodology rapidly gaining popularity. This enables the designers to improve the IP design quality and reduces the time-to-market by providing the Quantitative measure of simulation completeness and test benches. To support this methodology, a VHDL code coverage model was defined and the measurement tool was developed.

  • PDF

Research of Searching Algorithm for Cutting Region using Quadtree (Quadtree를 이용한 절삭 영역 탐색 기법에 관한 연구)

  • 김용현;고성림;이상규
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2003.06a
    • /
    • pp.873-876
    • /
    • 2003
  • Z-map model is the most widely used model for NC simulation and verification. But it has several limitations to get a high precision, to apply 5 axis machining simulation. In this paper, we tried to use quadtree for searching cutting region. Quadtree representation of two dimensional objects is performed with a tree that describes the recursive subdivision. By using these quadtree model. storage requirements were reduced. And also, recursive subdivision was processed in the boundries, so, useless computation could be reduced, too. To get more high Accuracy, we applied the supersampling method in the boundaries. The Supersampling method is the most common form of the antialiasing and usually used with polygon mesh rendering in computer graphics To verify quadtree model we compared simulated results with z-map model and enhanced z-map model

  • PDF

Delay Analysis of Urgent Data in the Foundation Fieldbus and Experimental Verification (Foundation Fieldbus에서 긴급데이터의 지연시간 성능해석 및 실험적 검증)

  • 홍승호;손병관
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.9 no.7
    • /
    • pp.569-576
    • /
    • 2003
  • The data link layer of Foundation Fieldbus provides both token-passing and scheduling services for periodic, time-critical and time-available data. This study developed an analytical model that evaluates the delay performance of urgent data when the data link layer of Foundation Fieldbus provides token-passing service. The validity of analytical model is verified using an experimental model that consists of network interface boards of Foundation Fieldbus. Comparison of analytical and experimental models shows that the analytical model can be utilized in the approximate analysis of the delay characteristics of time-critical data in the Foundation Fieldbus. The analytical model can also be used in the basic design stage of Foundation Fieldbus network system.

A-KRS GoldSim Model Verification: A Comparison Study of Performance Assessment Model (KAERI A-KRS 골드심 성능평가 모델 비교 검증 연구)

  • Lee, Youn-Myoung;Jeong, Jongtae
    • Journal of Nuclear Fuel Cycle and Waste Technology(JNFCWT)
    • /
    • v.11 no.2
    • /
    • pp.103-114
    • /
    • 2013
  • The Korea Atomic Energy Research Institute has developed a performance assessment model implementing the A-KRS concept, which was constructed with the GoldSim. In the A-KRS concept, spent nuclear fuel produced from pressurized-water-reactor operations would be pyroprocessed to reduce waste volume and radioactivity. The wastes to be disposed of in a geologic repository are comprised of metal and ceramic waste forms. In this study, results of simulations conducted to establish credibility and build confidence for the A-KRS model are presented. Specifically, release rates and breakthrough times simulated using the A-KRS model were compared to corresponding results from the U.S. NRC SOAR model. In addition, the A-KRS model results were compared to published release rates from the SKB repository performance assessment. This comparison of the A-KRS model results to other independent performance assessments is expected to form part of a suite of model verification and validation activities to provide confidence that the A-KRS model has been implemented appropriately.

Automatic Verification of the Control Flow Model for Effective Embedded Software Design (효과적인 임베디드 소프트웨어 설계를 위한 제어흐름 모델의 자동 검증)

  • Park, Sa-Choun;Kwon, Gi-Hwon;Ha, Soon-Hoi
    • The KIPS Transactions:PartA
    • /
    • v.12A no.7 s.97
    • /
    • pp.563-570
    • /
    • 2005
  • Hardware and software codesign framework called PeaCE(Ptolemy extension as a Cod sign Environment) allows to express both data flow and control flow. To formally verify an fFSM specification which expresses control flow in PeaCE, the step semantics of the model was defined. In this paper, we introduce the automatic verification tool developed by formal semantics of previous work. This tool uses the SMV as inner model checker md, through our tool, users can formally verify some important bugs such as race condition, ambiguous transition, and circulartransition without directly writing logical formulae.