1 |
Chris Spear, SystmVerilog for Verification(2nd Edition):A Guide to Learning the Testbench Language Features. pp. 15-24, Springer, 2007.
|
2 |
Mike Mintz, Robert Ekendahl, Hardware Verification with C++:A Practitioner's Handbook, pp.67-88, Springer, 2006.
|
3 |
SystemVerilog 3.1a Language Reference Manual: Accellera's Extensions to Verilog, Accellera, pp.7-21, Napa, California, 2004
|
4 |
Stuart Sutherland, "SystemVerilog, ModelSim, and You", pp. 42-54, Mentor User2User, 2004.
|
5 |
Stuart Sutherland, "Intergrating SystemC Models with Verilog and SystemVErilog Models Using the SystemVerilog Direct Programming Interlace", SNUG Boston, 2004.
|
6 |
David C. Black, Jack Conovan SystemC:From the Ground Up, pp. 8-32, Eklectic Ally, Inc., 2004.
|
7 |
Thorsten Grotker, Stan Liao, Grant Martin, Stuart Swan, System Design with SystemC, pp. 123-135, Kluwer Academic Publishers, 2002.
|
8 |
Stuart Sutherland, The Verilog PLI Handbook: A Tutorial and Reference Manual on the Verilog Programming Language Interface, pp.27-54, Kluwer Academic Publishers, 2002.
|
9 |
SystemC Language Reference Manual, http://www.systemc.org.
|
10 |
ModelSim SE User's Manual, http://www.mentor.com
|
11 |
유명근, 오영진, 송기용, "시스템수준의 하드웨어 기능검증 시스템",신호처리.시스템 학회 논문지, 제11권, 2호, pp.177-182, 2010.
|
12 |
Jason R. Andrews, Co-Verification of Hardware and Software for ARM SoC Design, pp.119-129, Elsevier Inc., 2005.
|
13 |
Ando Ki, SoC Design and Verification: Methodologies and Environments, pp.2-8, Hongreung Science, 2008.
|
14 |
유명근, 송기용, "SystemVerilog와 SystemC 기반의 통합검증환경 설계 및 구현",신호처리.시스템 학회 논문지, 제10권, 4호, pp.274-279, 2009.
|
15 |
T.Jozawa, L.Huang, T.Sakai., S.Takeuchi, M. Kasslin, "Heterogeneous co-Simulation with SDL and SystemC for protocol modeling", RWS, pp. 603-606, 2006,
|
16 |
Stuart Sutherland, Simon Davidmann and Peter Flake, SystemVerilog for Design(2nd Edition): A Guide to Using SystemVerilog for Hardware Design and Modeling. pp. 1-6, Springer, 2006.
|