• Title/Summary/Keyword: Mode frequency

Search Result 4,300, Processing Time 0.031 seconds

Effects of Ultrasound and High-Voltage Pulsed Current on Adjuvant-Induced Arthritis in Rats (Adjuvant로 유발된 관절염의 흰쥐에서 초음파와 고전압 맥동 전류 치료의 효과)

  • Lee, Dong-Jin;Lee, Dong-Yeop;Hwang, Don-Young
    • Physical Therapy Korea
    • /
    • v.13 no.3
    • /
    • pp.33-40
    • /
    • 2006
  • The purpose of this study was to assess the effects of High-Voltage Pulsed Current (HVPC) and ultrasound on adjuvant-induced arthritis in rats. Adjuvant arthritis was induced in female Sprauge-Dawley rats by the subcutaneous injection of a single dose of $.1m{\ell}$ of Complete Freund's Adjuvant (CFA) (1 mg of Mycobacterium Butyricum suspended in $.1m{\ell}$ paraffin oil) into the right hind paw. A randomized, parallel-groups design of 24 subjects was used. All rats were randomly assigned to control (n=8), ultrasound (n=8), and HVPC (n=8) were compared with those of injured rats. The rats in the pulsed ultrasound group were treated at 1 MHz frequency with $.5W/cm^2$ intensity in 1:4 mode for 5 minutes per day. The rats in the HVPC group were treated at 120 pulses per second and $50{\mu}s$ phase duration, 20 mA intensity for 30 min per day. Treatment was done in the left and right hind limb for 2 weeks. We evaluated clinical, radiographic, hematologic and histopathologic findings before and after treatment and obtained the following results. 1. Edema of the right hind paw was more significantly reduced in the ultrasound and HVPC groups than the control group on days 9, 12, and 14 (p<.05). Edema of the left hind paw was more significantly reduced in ultrasound and HVPC groups than the control group on days 12, 14 (p<.05). 2. WBC counts of the ultrasound and HVPC groups as compared with the control group were becoming remarkably decreased after the treatment. 3. In radiologic findings, arthritis formation was seen according to the score of arthritis, which was the highest in the control group, upon the observation of radiographs of the left and right hind paws. However, no statistically significant difference was present in the score within three groups. 4. In the histopathologic findings, ultrasound and HVPC groups had effectively suppressed erosions of articular cartilage and inflammatory cell infiltrations. Therefore, the results of the study show that rats that were treated with the ultrasound and HVPC effectively suppressed adjuvant arthritis. However, no statistically significant difference was present between the ultrasound group and the HVPC group.

  • PDF

Inter-regional Transport Accident Mode Comparison Using National Hospital Discharge Patients Injury Survey (퇴원손상환자조사를 이용한 지역간 운수사고 양상 비교)

  • Lim, Nam-Gu;Lee, Jin-Yong;Na, Baeg-Ju
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.13 no.2
    • /
    • pp.747-754
    • /
    • 2012
  • The purpose of this study was to compare inter-regional accident modes using the National Hospital Discharge Patient Injury Survey. In order to determine economic status of each region, 234 cities and counties were categorized as 5 groups according to their financial self-reliance ratio. The main results are as follows. First, transport accidents had increased by the age group of 25 to 44 but decreased thereafter. Second, the frequency of car accidents was the highest among several types of transport accidents. Most common site of transport accidents was roads and highways. Third, there was significant difference in the modes of transport accident among regions. Fourth, emergency admission rate was quite different according to regional groups but it was no significant difference by economic status. Lastly, there was significant difference in injury patterns by region groups. In regions which were high economic status, there were relatively less serious injury patterns such as sprain, strain, dislocation while regions which were in low economic status had experienced serious injury including fracture, stab wound, and open fracture. We could find the difference in accident modes by regional economic status. Therefore, health authority should consider different accident prevention strategies by regional groups.

Buffeting Response Correction Method based on Dynamic Properties of Existing Cable-Stayed Bridge (공용 사장교의 동적특성을 반영하는 버페팅 응답보정법)

  • Kim, Byeong Cheol;Yhim, Sung Soon
    • KSCE Journal of Civil and Environmental Engineering Research
    • /
    • v.33 no.1
    • /
    • pp.71-80
    • /
    • 2013
  • According to design specifications for structural safety, a bridge in initial design step has been modelled to have larger self-weight, external loads and less stiffness than those of real one in service. Thereby measured buffeting responses of existing bridge show different distributions from those of the design model in design step. In order to obtain accurate buffeting responses of the in-site bridge, the analysis model needs to be modified by considering the measured natural frequencies. Until now, a Manual Tuning Method (MTM) has been widely used to obtain the Measurement-based Model(MBM) that has equal natural frequencies to the real bridge. However, since state variables can be selected randomly and its result is not apt to converge exact rapidly, MTM takes a lot of effort and elapsed time. This study presents Buffeting Response Correction Method (BRCM) to obtain more exact buffeting response above MTM. The BRCM is based on the idea the commonly used frequency domain buffeting analysis does not need all structural properties except mode shapes, natural frequencies and damping ratio. BRCM is used to improve each modal buffeting responses of the design model by substituting measured natural frequencies. The measured natural frequencies are determined from acceleration time-history in ordinary vibration of the real bridge. As illustrated examples, simple beam is applied to compare the results of BRCM with those of a assumed MBM by numerical simulation. Buffeting responses of BRCM are shown to be appropriate for those of in-site bridge and the difference is less than 3% between the responses of BRCM and MTM. Therefore, BRCM can calculate easily and conveniently the buffeting responses and improve effectively maintenance and management of in-site bridge than MTM.

Enhanced WMAN System based on Region and Time Partitioning D-TDD OFDM Architecture (영역/시간 세분화 D-TDD OFDM 구조에 기반한 새로운 WMAN 시스템 구조 설계)

  • Kim, Mee-Ran;Cheong, Hee-Jeong;Kim, Nak-Myeong
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.43 no.11 s.353
    • /
    • pp.68-77
    • /
    • 2006
  • In accommodating the asymmetric traffic for future wireless multimedia services, the dynamic time division duplexing (D-TDD) scheme is considered as one of the key solutions. With the D-TDD mode, however, the inter-BS and inter-MS interference is inevitable during the cross time slot (CTS) period, and this interference seriously degrades the system performance. To mitigate such interference, we propose a region and time partitioning D-TDD architecture for OFDM systems. Each time slot in the CTS period is split into several minislots, and then each cell is divided into as many regions as the number of minislots per time slot. We then assign the minislots only to the users in its predefined corresponding region. On top of such architecture which inherently separates the interfering entities farther from each other, we design a robust time slot allocation scheme so that the inter-cell interference can be minimized. By the computer simulation, it has been verified that the proposed scheme outperforms the conventional time slot allocation methods in both the outage probability and the bandwidth efficiency.

A Design of PRESENT Crypto-Processor Supporting ECB/CBC/OFB/CTR Modes of Operation and Key Lengths of 80/128-bit (ECB/CBC/OFB/CTR 운영모드와 80/128-비트 키 길이를 지원하는 PRESENT 암호 프로세서 설계)

  • Kim, Ki-Bbeum;Cho, Wook-Lae;Shin, Kyung-Wook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.6
    • /
    • pp.1163-1170
    • /
    • 2016
  • A hardware implementation of ultra-lightweight block cipher algorithm PRESENT which was specified as a standard for lightweight cryptography ISO/IEC 29192-2 is described. The PRESENT crypto-processor supports two key lengths of 80 and 128 bits, as well as four modes of operation including ECB, CBC, OFB, and CTR. The PRESENT crypto-processor has on-the-fly key scheduler with master key register, and it can process consecutive blocks of plaintext/ciphertext without reloading master key. In order to achieve a lightweight implementation, the key scheduler was optimized to share circuits for key lengths of 80 bits and 128 bits. The round block was designed with a data-path of 64 bits, so that one round transformation for encryption/decryption is processed in a clock cycle. The PRESENT crypto-processor was verified using Virtex5 FPGA device. The crypto-processor that was synthesized using a $0.18{\mu}m$ CMOS cell library has 8,100 gate equivalents(GE), and the estimated throughput is about 908 Mbps with a maximum operating clock frequency of 454 MHz.

A Hardware Design of Ultra-Lightweight Block Cipher Algorithm PRESENT for IoT Applications (IoT 응용을 위한 초경량 블록 암호 알고리듬 PRESENT의 하드웨어 설계)

  • Cho, Wook-Lae;Kim, Ki-Bbeum;Shin, Kyung-Wook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.7
    • /
    • pp.1296-1302
    • /
    • 2016
  • A hardware implementation of ultra-lightweight block cipher algorithm PRESENT that was specified as a block cipher standard for lightweight cryptography ISO/IEC 29192-2 is described in this paper. Two types of crypto-core that support master key size of 80-bit are designed, one is for encryption-only function, and the other is for encryption and decryption functions. The designed PR80 crypto-cores implement the basic cipher mode of operation ECB (electronic code book), and it can process consecutive blocks of plaintext/ciphertext without reloading master key. The PR80 crypto-cores were designed in soft IP with Verilog HDL, and they were verified using Virtex5 FPGA device. The synthesis results using $0.18{\mu}m$ CMOS cell library show that the encryption-only core has 2,990 GE and the encryption/decryption core has 3,687 GE, so they are very suitable for IoT security applications requiring small gate count. The estimated maximum clock frequency is 500 MHz for the encryption-only core and 444 MHz for the encryption/decryption core.

Spinal cord stimulation in chronic pain: technical advances

  • Isagulyan, Emil;Slavin, Konstantin;Konovalov, Nikolay;Dorochov, Eugeny;Tomsky, Alexey;Dekopov, Andrey;Makashova, Elizaveta;Isagulyan, David;Genov, Pavel
    • The Korean Journal of Pain
    • /
    • v.33 no.2
    • /
    • pp.99-107
    • /
    • 2020
  • Chronic severe pain results in a detrimental effect on the patient's quality of life. Such patients have to take a large number of medications, including opioids, often without satisfactory effect, sometimes leading to medication abuse and the pain worsening. Spinal cord stimulation (SCS) is one of the most effective technologies that, unlike other interventional pain treatment methods, achieves long-term results in patients suffering from chronic neuropathic pain. The first described mode of SCS was a conventional tonic stimulation, but now the novel modalities (high-frequency and burst), techniques (dorsal root ganglia stimulations), and technical development (wireless and implantable pulse generator-free systems) of SCS are becoming more popular. The improvement of SCS systems, their miniaturization, and the appearance of new mechanisms for anchoring electrodes results in a significant reduction in the rate of complications and revision surgeries, and the appearance of new waves of stimulation allows not only to avoid the phenomenon of addiction, but also to improve the long-term results of chronic SCS. The purpose of this review is to describe the current condition of SCS and up-to-date technical advances.

A Frequency Domain DV-to-MPEG-2 Transcoding (DV에서 MPEG-2로의 주파수 영역 변환 부호화)

  • Kim, Do-Nyeon;Yun, Beom-Sik;Choe, Yun-Sik
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.38 no.2
    • /
    • pp.138-148
    • /
    • 2001
  • Digital Video (DV) coding standards for digital video cassette recorder are based mainly on DCT and variable length coding. DV has low hardware complexity but high compressed bit rate of about 26 Mb/s. Thus, it is necessary to encode video with low complex video coding at the studios and then transcode compressed video into MPEG-2 for video-on-demand system. Because these coding methods exploit DCT, transcoding in the DCT domain can reduce computational complexity by excluding duplicated procedures. In transcoding DV into MPEC-2 intra coding, multiplying matrix by transformed data is used for 4:1:1-to-4:2:2 chroma format conversion and the conversion from 2-4-8 to 8-8 DCT mode, and therefore enables parallel processing. Variance of sub block for MPEG-2 rate control is computed completely in the DCT domain. These are verified through experiments. We estimate motion hierarchically using DCT coefficients for transcoding into MPEG-2 inter coding. First, we estimate motion of a macro block (MB) only with 4 DC values of 4 sub blocks and then estimate motion with 16-point MB using IDCT of 2$\times$2 low frequencies in each sub block, and finish estimation at a sub pixel as the fifth step. ME with overlapped search range shows better PSNR performance than ME without overlapping.

  • PDF

A Design and Fabrication of the X-Band Transmit/Receive Module for Active Phased Array SAR Antennas (능동 위상 배열 SAR 안테나를 위한 X-대역 송수신 모듈의 설계 및 제작)

  • Chong, Min-Kil;Kim, Sang-Keun;Na, Hyung-Gi;Lee, Jong-Hwan;Yi, Dong-Woo;Baik, Seung-Hun
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.20 no.10
    • /
    • pp.1050-1060
    • /
    • 2009
  • In this paper, a X-Band T/R-module for SAR(Synthetic Aperture Radar) systems based on active phased array antennas is designed and fabricated. The T/R modules have a and width of more than 800 MHz centered at X-Band and support dual, switched polarizations. The output power of the module is 7 watts over a wide bandwidth. The noise figure is as low as 3.9 dB. Phase and amplitude are controlled by a 6-bit phase shifter and a 6-bit digital attenuator, respectively. Further the fabricated T/R module has est and calibration port with directional coupler and power divider. Highly integrated T/R module is achieved by using LTCC(Low Temperature Co-fired Ceramic) multiple layer substrate. RMS gain error is less than 0.8 dB max. in Rx mode, and RMS phase error is less than $4^{\circ}$ max. in Rx/Tx phase under all operating frequency band, or the T/R module meet the required electrical performance m test. This structure an be applied to active phase array SAR Antennas.

The Design of Single Phase PFC using a DSP (DSP를 이용한 단상 PFC의 설계)

  • Yang, Oh
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.44 no.6
    • /
    • pp.57-65
    • /
    • 2007
  • This paper presents the design of single phase PFC(Power Factor Correction) using a DSP(TMS320F2812). In order to realize the proposed boost PFC converter in average current mode control, the DSP requires the A/D sampling values for a line input voltage, a inductor current, and the output voltage of the converter. Because of a FET switching noise, these sampling values contain a high frequency noise and switching ripple. The solution of A/D sampling keeps away from the switching point. Because the PWM duty is changed from 5% to 95%, we can#t decide a fixed sampling time. In this paper, the three A/D converters of the DSP are started using the prediction algorithm for the FET ON/OFF time at every sampling cycle(40 KHz). Implemented A/D sampling algorithm with only one timer of the DSP is very simple and gives the autostart of these A/D converters. From the experimental result, it was shown that the power factor was about 0.99 at wide input voltage, and the output ripple voltage was smaller than 5 Vpp at 80 Vdc output. Finally the parameters and gains of PI controllers are controlled by serial communication with Windows Xp based PC. Also it was shown that the implemented PFC converter can achieve the feasibility and the usefulness.