• IT SoC Magazine
• /
• 통권21호
• /
• pp.56-57
• /
• 2007

• IT SoC Magazine
• /
• 통권21호
• /
• pp.58-59
• /
• 2007

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2008년도 하계종합학술대회
• /
• pp.533-534
• /
• 2008

By using Dual Port DRAM to Multi-media SoC, an improved performance is achieved in this paper. The proposed scheme greatly help the multi-media SoC like a application for full HDTV, and it can be extended to the application field which is needed the low access latency with heavy traffic. Additionally, the proposed scheme help to down the BUM cost of system.

• IT SoC Magazine
• /
• 통권21호
• /
• pp.44-51
• /
• 2007

• 한국통신학회논문지
• /
• 제38C권10호
• /
• pp.841-851
• /
• 2013

모바일 RFID/NFC 연동기술이란, 900 MHz 기반의 모바일 RFID 리더와 NFC 리더/태그를 하나의 SoC로 개발하여 USIM 카드에 탑재함으로써 현존하는 2가지 모바일 RFID 서비스를 통합 제공하기 위한 기술을 의미한다. 본 논문에서는 NFC기술과 유사한 서비스를 제공하는 모바일 RFID 기술과 관련 표준을 분석하여 NFC 기술과의 연동 가능성을 파악하고 연동 시 필수적으로 고려되어야 할 연동 요구사항을 도출하였다. 또한 듀얼태그의 도입과 코드체계의 연동을 통해 기존의 인프라를 최대한 활용할 수 있는 연동방안을 제안하였고 연동방안의 연동 요구사항 만족 여부를 분석하였다. 마지막으로 분석된 내용을 바탕으로 서비스 연동 환경 구축에 필요한 새로운 표준 설계의 방향성을 제시하였다.

• 디지털산업정보학회논문지
• /
• 제8권1호
• /
• pp.117-123
• /
• 2012

This paper implements mobile Worldwide Interoperability for Microwave Access (WiMAX) receiver using Software Defined Radio (SDR) technology. SDR system is difficult to implement on the mobile handset because of restrictions that are computing power and under space constraints. The implemented receiver processes mobile WiMAX software modem on Open Multimedia Application Platform (OMAP) System on Chip (SoC) and Field Programmable Gate Array (FPGA). OMAP SoC is composed of ARM processor and Digital Signal Processor (DSP). ARM processor supports Single Instruction Multiple Data (SIMD) instruction which could operate on a vector of data with a single instruction and DSP is powerful image and video accelerators. For this reason, we suggest the possibility of SDR technology in the mobile handset. In order to verify the performance of the mobile WiMAX receiver, we measure the software modem runtime respectively. The experimental results show that the proposed receiver is able to do real-time signal processing.

• IT SoC Magazine
• /
• 통권12호
• /
• pp.36-40
• /
• 2006

• 전기학회논문지
• /
• 제58권7호
• /
• pp.1418-1423
• /
• 2009

This paper describes the design and implementation of a System-on-a-Chip (SoC) for image processing applications to use in wearable/mobile products. The target Soc consists of LEON 2 core, AMBA/APB bus-systems and custom-designed controllers. A new FPGA-based prototyping platform is implemented and used for design and verification of the target SoC. To ensure that the implemented SoC satisfies the required performances, an image processing application is performed.

• 한국멀티미디어학회논문지
• /
• 제18권2호
• /
• pp.244-252
• /
• 2015

This paper describes the design and implementation of a System-on-a-Chip (SoC) for face recognition to use in wearable/mobile products. The design flow starts from the system specification to implementation process on silicon. The entire process is carried out using a FPGA-based prototyping platform environment for design and verification of the target SoC. To ensure that the implemented face recognition SoC satisfies the required performances metrics, time analysis and recognition tests were performed. The motivation behind the work is a single chip implementation of face recognition system for target applications.

• 로봇학회논문지
• /
• 제4권1호
• /
• pp.1-9
• /
• 2009

Radio Frequency Identification (RFID) is an automatic identification method. Information such as identification, logistics history, and specification of products are written and stored into the memory of RFID tags (that is, transponders), and retrieved through RF communication between RFID reader device and RFID tags. RFID systems have been applied to many fields of transportation, industry, logistics, environment, etc in order to improve business efficiency and reduce maintenance cost as well. Recently, some research results are announced in which RFID devices are combined with other sensors for mobile robot localization. In this paper, design of multi-protocol baseband for RFID reader device is proposed, and the baseband modem is implemented into SoC (System On a Chip). The baseband modem SoC for multi-protocol RFID reader is composed of several IP (Intellectual Property) blocks such as multi-protocol blocks, CPU, UART(Universal Asynchronous Receiver and Transmitter), memory, etc. As a result, the SoC implemented with FPGA(Field Programmable Gate Array) is applied to real product. It is shown that the size of RFID Reader module designed with the FPGA becomes smaller, and the SoC chip price for the same function becomes cheap. In addition, operation performance could be the same or better than that of the product with no SoC applied.