• 제목/요약/키워드: Matrix Multiplication

검색결과 167건 처리시간 0.023초

NEW ALGORITHMS FOR SOLVING ODES BY PSEUDOSPECTRAL METHOD

  • Darvishi, M.T.
    • Journal of applied mathematics & informatics
    • /
    • 제7권2호
    • /
    • pp.439-451
    • /
    • 2000
  • To compute derivatives using matrix vector multiplication method, new algorithms were introduced in [1.2]n By these algorithms, we reduced roundoff error in computing derivative using Chebyshev collocation methods (CCM). In this paper, some applications of these algorithms ar presented.

ITERATION OF 2 × 2 MATRICES IN ℤ4 AND THEIR FOUR COLOR EXPRESSIONS (I)

  • DAEYEOUL KIM
    • Journal of Applied and Pure Mathematics
    • /
    • 제6권1_2호
    • /
    • pp.37-45
    • /
    • 2024
  • The aim of this article is to consider the sequences generated by repeatedly performing matrix multiplication operations, define the stable, amicable pair, sociable matrix sequences, and analyze the results obtained through iteration. Lastly, numbers are changed to colors to make them easier to understand.

불리언 행렬의 곱셈에 관한 연구 (A Study on the Multiplication of Boolean Matrices)

  • 한재일;전성택
    • 한국콘텐츠학회:학술대회논문집
    • /
    • 한국콘텐츠학회 2005년도 추계 종합학술대회 논문집
    • /
    • pp.389-392
    • /
    • 2005
  • 불리언 행렬은 다양한 분야에 응용되어 유용하게 사용되고 있으며, 불리언 행렬의 응용과 곱셈에 대하여 많은 연구가 수행되었다. 대부분의 연구에서는 불리언 행렬의 곱셈을 다루고 있으나 모두 두 불리언 행렬 곱셈에 관심을 두고 있으며 많은 불리언 행렬 쌍의 곱셈은 극히 소수의 연구에서 보이고 있다. 본 논문에서는 기존에 제시된 두 불리언 행렬의 최적 곱셈 알고리즘이 많은 불리언 행렬 쌍에 대한 곱셈을 해야 하는 경우 부적합함을 보이고 하나의 $n{\times}m$ 불리언 행렬과 모든 $m{\times}k$ 불리언 행렬의 곱셈을 개선시킬 수 있는 방법을 제시한다.

  • PDF

NEW BANACH SPACES DEFINED BY THE DOMAIN OF RIESZ-FIBONACCI MATRIX

  • Alp, Pinar Zengin;Kara, Emrah Evren
    • Korean Journal of Mathematics
    • /
    • 제29권4호
    • /
    • pp.665-677
    • /
    • 2021
  • The main object of this study is to introduce the spaces $c_0({\hat{F}^q)$ and $c({\hat{F}^q)$ derived by the matrix ${\hat{F}^q$ which is the multiplication of Riesz matrix and Fibonacci matrix. Moreover, we find the 𝛼-, 𝛽-, 𝛾- duals of these spaces and give the characterization of matrix classes (${\Lambda}({\hat{F}^q)$, Ω) and (Ω, ${\Lambda}({\hat{F}^q)$) for 𝚲 ∈ {c0, c} and Ω ∈ {ℓ1, c0, c, ℓ}.

저차모델계통의 계통행렬의 구조 (Structure of System Matrix of one Machine System with Controllers)

  • 권세혁
    • 대한전기학회논문지
    • /
    • 제39권11호
    • /
    • pp.1146-1152
    • /
    • 1990
  • Direct calculation algorithm for the nonzero elements of system matrix is suggested for a single machine connected to the infinite bus. Excitation system and power system stabilizer are included. When the system matrix is partitioned into 15 nonzero blocks, we can identify the location of nonzero elements and formula for each element. No matrix inversion and multiplication are necessary. Sensitivity coefficients with respect to controller parameters are suggested based on the structure of system matrix.

EXTREME PRESERVERS OF FUZZY MATRIX PAIRS DERIVED FROM ZERO-TERM RANK INEQUALITIES

  • Song, Seok-Zun;Park, Eun-A
    • 호남수학학술지
    • /
    • 제33권3호
    • /
    • pp.301-310
    • /
    • 2011
  • In this paper, we construct the sets of fuzzy matrix pairs. These sets are naturally occurred at the extreme cases for the zero-term rank inequalities derived from the multiplication of fuzzy matrix pairs. We characterize the linear operators that preserve these extreme sets of fuzzy matrix pairs.

효율적인 D-클래스 계산을 위한 알고리즘 (Algorithm for Efficient D-Class Computation)

  • 한재일
    • 한국IT서비스학회지
    • /
    • 제6권1호
    • /
    • pp.151-158
    • /
    • 2007
  • D-class computation requires multiplication of three Boolean matrices for each of all possible triples of $n{\times}n$ Boolean matrices and search for equivalent $n{\times}n$ Boolean matrices according to a specific equivalence relation. It is easy to see that even multiplying all $n{\times}n$ Boolean matrices with themselves shows exponential time complexity and D-Class computation was left an unsolved problem due to its computational complexity. The vector-based multiplication theory shows that the multiplication of three Boolean matrices for each of all possible triples of $n{\times}n$ Boolean matrices can be done much more efficiently. However, D-Class computation requires computation of equivalent classes in addition to the efficient multiplication. The paper discusses a theory and an algorithm for efficient D-class computation, and shows execution results of the algorithm.

발전기-무한모선계통의 A행열의 직접 계산법 : 여자계통을 고려한 경우 (Direct Calculation of A Matrix of Single Machine Connected to Infinite Bus : Including Excitation System)

  • 권세혁;김덕영
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1989년도 하계종합학술대회 논문집
    • /
    • pp.216-220
    • /
    • 1989
  • Direct calculation algorithm for the elements of A matrix is suggested for a single machine connected to the infinite bus. Excitation system and power system stabilizer are included. When A matrix is partitioned into seven submatrices, we can identify the location of non-zero elements and formula for each element. No matrix inversion and multiplication are necessary.

  • PDF

구조적 LDPC 부호의 저복잡도 및 고속 부호화기 설계 (Design of Low Complexity and High Throughput Encoder for Structured LDPC Codes)

  • 정용민;정윤호;김재석
    • 대한전자공학회논문지SD
    • /
    • 제46권10호
    • /
    • pp.61-69
    • /
    • 2009
  • 본 논문은 저 복잡도와 높은 throughput을 지원하는 LDPC 부호화기의 구조에 대하여 제안한다. LDPC 부호화기가 갖는 높은 복잡도 문제를 해결하기 위하여 기존의 복잡도가 높은 행렬 곱셈 연산기 대신에 간소화된 행렬 곱셈 연산기가 제안되었다. 또한 높은 throughput을 지원하기 위하여 행렬 곱셈 연산시 행 방향 연산 및 부분 병렬처리 연산을 적용하였다. 제안된 부호화기 구조의 로직 게이트와 메모리 사용량은 기존의 5단 파이프라인 부호화기의 구조에 비하여 각각 37.4%와 56.7%씩 감소하였다. 또한 40MHz 클럭 주파수에 대해 기존의 부호화기에 비하여 3배 이상의 throughput인 최대 800Mbps의 throughput을 지원한다.

압축센싱 디지털 수신기 신호처리 로직 구현 (Signal Processing Logic Implementation for Compressive Sensing Digital Receiver)

  • 안우현;송장훈;강종진;정웅
    • 한국군사과학기술학회지
    • /
    • 제21권4호
    • /
    • pp.437-446
    • /
    • 2018
  • This paper describes the real-time logic implementation of orthogonal matching pursuit(OMP) algorithm for compressive sensing digital receiver. OMP contains various complex-valued linear algebra operations, such as matrix multiplication and matrix inversion, in an iterative manner. Xilinx Vivado high-level synthesis(HLS) is introduced to design the digital logic more efficiently. The real-time signal processing is realized by applying dataflow architecture allowing functions and loops to execute concurrently. Compared with the prior works, the proposed design requires 2.5 times more DSP resources, but 10 times less signal reconstruction time of $1.024{\mu}s$ with a vector of length 48 with 2 non-zero elements.