Browse > Article
http://dx.doi.org/10.9766/KIMST.2018.21.4.437

Signal Processing Logic Implementation for Compressive Sensing Digital Receiver  

Ahn, Woohyun (EW R&D Center, Hanwha Systems)
Song, Janghoon (EW R&D Center, Hanwha Systems)
Kang, Jongjin (EW R&D Center, Hanwha Systems)
Jung, Woong (Technical Sales Department, Xilinx Korea)
Publication Information
Journal of the Korea Institute of Military Science and Technology / v.21, no.4, 2018 , pp. 437-446 More about this Journal
Abstract
This paper describes the real-time logic implementation of orthogonal matching pursuit(OMP) algorithm for compressive sensing digital receiver. OMP contains various complex-valued linear algebra operations, such as matrix multiplication and matrix inversion, in an iterative manner. Xilinx Vivado high-level synthesis(HLS) is introduced to design the digital logic more efficiently. The real-time signal processing is realized by applying dataflow architecture allowing functions and loops to execute concurrently. Compared with the prior works, the proposed design requires 2.5 times more DSP resources, but 10 times less signal reconstruction time of $1.024{\mu}s$ with a vector of length 48 with 2 non-zero elements.
Keywords
Compressive Sensing; Orthogonal Matching Pursuit; High-Level Synthesis; Complex Matrix Multiplication; Inverse Matrix;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Moshe Mishali and Yonina C. Eldar, "From Theory to Practice: Sub-Nyquist Sampling of Sparse Wideband Analog Signals," IEEE J. Select. Top. Signal Process., Vol. 4, No. 2, pp. 375-391, 2010.   DOI
2 Vivado Design Suite User Guide: High-Level Synthesis(UG902), Xilinx, 2017.
3 B. Knoop, J. Rust, S. Schmale, D. Peters-Drolshagen, and S. Paul, "Rapid Digital Architecture Design of Orthogonal Matching Pursuit," 24th European Signal Processing Conference(EUSIPCO), pp. 1857-1861, 2016.
4 A. Septimus and R. Steinberg, "Compressive Sampling Hardware Reconstruction," Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 3316-3319, May, 2010.
5 P. Blache, H. Rabah, and A. Amira, "High-Level Prototyping and FPGA Implementation of the Orthogonal Matching Pursuit Algorithm," 11th International Conference on Information Science, Signal Processing and their Applications(ISSPA), pp. 1336-1340, July, 2012.
6 H. Rabah, A. Amira, B. K. Mohanty, S. Almaadeed, and P. K. Meher, “FPGA Implementation of Orthogonal Matching Pursuit for Compressive Sensing Reconstruction,” IEEE Transactions on Very Large Scale Integration(VLSI) Systems, Vol. 23, No. 10, pp. 2209-2220, Oct., 2015.   DOI
7 L. Bai, P. Maechler, M. Muehlberghuber, and H. Kaeslin, "High-Speed Compressed Sensing Reconstruction on FPGA using OMP and AMP," 19th IEEE International Conference on Electronics, Circuits and Systems(ICECS), pp. 53-56, Dec., 2012.
8 Fast Fourier Transform v9.0 LogiCORE IP Product Guide(PG109), Xilinx, 2017.