• Title/Summary/Keyword: Mask information

Search Result 939, Processing Time 0.031 seconds

Effect of the Plasma-assisted Patterning of the Organic Layers on the Performance of Organic Light-emitting Diodes

  • Hong, Yong-Taek;Yang, Ji-Hoon;Kwak, Jeong-Hun;Lee, Chang-Hee
    • Journal of Information Display
    • /
    • v.10 no.3
    • /
    • pp.111-116
    • /
    • 2009
  • In this paper, a plasma-assisted patterning method for the organic layers of organic light-emitting diodes (OLEDs) and its effect on the OLED performances are reported. Oxygen plasma was used to etch the organic layers, using the top electrode consisting of lithium fluoride and aluminum as an etching mask. Although the current flow at low voltages increased for the etched OLEDs, there was no significant degradation of the OLED efficiency and lifetime in comparison with the conventional OLEDs. Therefore, this method can be used to reduce the ohmic voltage drop along the common top electrodes by connecting the top electrode with highly conductive bus lines after the common organic layers on the bus lines are etched by plasma. To further analyze the current increase at low voltages, the plasma patterning effect on the OLED performance was investigated by changing the device sizes, especially in one direction, and by changing the etching depth in the vertical direction of the device. It was found that the current flow increase at low voltages was not proportional to the device sizes, indicating that the current flow increase does not come from the leakage current along the etched sides. In the etching depth experiment, the current flow at low voltages did not increase when the etching process was stopped in the middle of the hole transport layer. This means that the current flow increase at low voltages is closely related to the modification of the hole injection layer, and thus, to the modification of the interface between the hole injection layer and the bottom electrode.

Changes of dielectric surface state In organic TFTs on flexible substrate (유연한 기판상의 유기 트랜지스터의 절연 표면층 상태 변화에 의한 전기적 특성 향상)

  • Kim, Jong-Moo;Lee, Joo-Woo;Kim, Young-Min;Park, Jung-Soo;Kim, Jae-Gyeong;Jang, Jin;Oh, Myung-Hwan;Ju, Byeong-Kwon
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.05a
    • /
    • pp.86-89
    • /
    • 2004
  • Organic thin film transistors (OTFTs) are fabricated on the plastic substrate through 4-level mask process without photolithographic patterning to yield the simple fabrication process. And we herewith report for the effect of dielectric surface modification on the electrical characteristics of OTFTs. The KIST-JM-1 as an organic molecule for the surface modification is deposited onto the surface of zirconium oxide $(ZrO_2)$ gate dielectric layer. In this work, we have examined the dependence of electrical performance on the interface surface state of gate dielectric/pentacene, which may be modified by chemical properties in the gate dielectric surface.

  • PDF

MTCMOS ASIC Design Methodology for High Performance Low Power Mobile Computing Applications (고성능 저전력 모바일 컴퓨팅 제품을 위한 MTCMOS ASIC 설계 방식)

  • Kim Kyosun;Won Hyo-Sig
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.2 s.332
    • /
    • pp.31-40
    • /
    • 2005
  • The Multi-Threshold CMOS (MTCMOS) technology provides a solution to the high performance and low power design requirements of mobile computing applications. In this paper, we (i) motivate the post-mask-tooling performance enhancement technique combined with the MTCMOS leakage current suppression technology, and (ii) develop a practical MTCMOS ASIC design methodology which fine-tunes and integrates best-in-class techniques and commercially available tools to fix the new design issues related to the MTCMOS technology. Towards validating the proposed techniques, a Personal Digital Assistant (PDA) processor has been implemented using the methodology, and a 0.18um Process. The fabricated PDA processor operates at 333MHz which has been improved about $23\%$ at no additional cost of redesign and masks, and consumes about 2uW of standby mode leakage power which could have been three orders of magnitude larger if the MTCMOS technology was not applied.

Dry Etching of Pt/RuO$_{2}$ for Pb(Zr,Ti)O$_{3}$ by High Density Plasma (고밀도 플라즈마를 이용한 PZT용 Pt/RuO$_{2}$ 이중박막의 식각)

  • Lee, Jong-Geun;Park, Se-Geun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.37 no.3
    • /
    • pp.1-5
    • /
    • 2000
  • Inductively coupled plasma (ICP) excited by a spiral planar antenna is used to etch elctrodes for PZT capacitors. Pt/RuO$_{2}$ bilayers are tested as bottom electrodes for PZT capacitors in order to utilize better leakage characteristics of Pt and easy etch characteristics of RuO$_{2}$ at the same time. The etch rates and selectivities to SiO$_{2}$ hard mask have been measured for each of Pt and RuO$_{2}$ in terms of various plasma conditions. As Cl$_{2}$ ratio increases in $O_{2}$/Cl$_{2}$ mixture, the etch rate of Pt increases while that of RuO$_{2}$ reaches the highest near 10 % of Cl$_{2}$. Optimum gas mixture ratio has been determined for etching Pt and RuO$_{2}$ bilayers sequentially, and sub-half micron patterning is demonstrated.

  • PDF

Nonlinear Distortion Analysis of 2.4GHz Power Amplifier for IEEE 802.11g OFDM Wireless LAN (IEEE 802.11g OFDM 무선랜용 2.4GHz 전력증폭기의 비선형 왜곡분석)

  • Oh Chung Gyun;Choi Jae Hong;Koo Kyung Heon
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.42 no.3 s.333
    • /
    • pp.39-44
    • /
    • 2005
  • The OFDM modulation and transmission block have been modeled in order to analyse the relationship between the 2.4GHz power amplifier distortion and output ACPR for the IEEE 802.11g wireless LAN. The nonlinear characteristic of the power amplifier has been modeled as AM-to-AM and AM-to-PM using the behavioral model, and the output spectrum is analysed with the phase distortion variation. Also, amplifier back-off value from P1dB to satisfy the required IEEE 802.11g standard spectrum mask s been simulated with modeled phase distortion, and the simulation data have been compared to the measured result by using the pre-distortion technique.

A study on implementation of optical high-speed multiplier using multiplier bit-pair recoding derived from Booth algorithm (Booth 알고리즘의 승수 비트-쌍 재코딩을 이용한 광곱셈기의 구현에 관한 연구)

  • 조웅호;김종윤;노덕수;김수중
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.35D no.10
    • /
    • pp.107-115
    • /
    • 1998
  • A multiplier bit-pair recoding technique derived from Booth algorithm is used as an effective method that can carry out a fast binary multiplication regardless of a sign of both multiplicand and multiplier. In this paper, we propose an implementation of an optical high-speed multiplier which consists of a symbolic substitution adder and an optical multiplication algorithm, which transforms and enhances the multiplier bit-pair recoding algorithm to be fit for optical characteristics. Specially, a symbolic substitution addition rules are coded with a dual-rail logic, and so the complement of the logic of the symbolic substitution adder is easily obtained with a shift operation because it is always present. We also construct the symbolic substitution system which makes superposition image by superimposing two shifted images in a serial connection and recognizes a reference image by feeding this superimposed image to a mask. Thus, the optical multiplier, which is compared with a typical system, is implemented to the smaller system by reducing the number of optical passive elements and the size of this system.

  • PDF

A Study on the Extraction of Parasitic Capacitance for Multiple-level Interconnect Structures (다층배선 인터커넥트 구조의 기생 캐패시턴스 추출 연구)

  • 윤석인;원태영
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.36D no.5
    • /
    • pp.44-53
    • /
    • 1999
  • This paper are reported a methodology and application for extracting parasitic capacitances in a multi-level interconnect semiconductor structure by a numerical technique. To calculate the parasitic capacitances between the interconnect lines, we employed finite element method (FEM) and calculated the distrubution of electric potential in the inter-metal layer dielecric(ILD) by solving the Laplace equation. The three-dimensional multi-level interconnect structure is generated directly from two-dimensional mask layout data by specifying process sequences and dimension. An exemplary structure comprising two metal lines with a dimension of 8.0$\times$8.0$\times$5.0$\mu\textrm{m}^3/TEX>, which is embedded in three dielectric layer, was simulated to extract the parasitic capacitances. In this calculation, 1960 nodes with 8892 tetrahedra were used in ULTRA SPARC 1 workstation. The total CPU time for the simulation was 28 seconds, while the memory size of 4.4MB was required.

  • PDF

Micropattern generation by holographic lithography and fabrication of quantum wire array by MOCVD (홀로그래픽 리소그래피에 의한 미세패턴 형성과 MOCVD에 의한 양자세선 어레이의 제작)

  • Kim, Tae-Geun;Cho, Sung-Woo;Im, Hyun-Sik;Kim, Young;Kim, Moo-Sung;Park, Jung-Ho;Min, Suk-Ki
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.33A no.6
    • /
    • pp.114-119
    • /
    • 1996
  • The use of holographic interference lithography and removal techniques to corrugate GaAs substrate have been studied. The periodic photoresist structure, which serves as a protective mask during etching, is holographically prepared. Subsequently periodic V-grooved pattern is formed on the GaAs substrate by conventional a H$_{2}$SO$_{4}$-H$_{2}$O$_{2}$-H$_{2}$O wet etching. The linewidth of a GaAs pattern is about 0.4$\mu$m and the depth is 0.5$\mu$m A quantum wires(QWRs) array is well formed on the V-grooved substrate by MOCVD (metalorganic chemical vapor deposition) growth of GaAs/Al$_{0.5}$Ga$_{0.5}$As (50$\AA$/300$\AA$) quantum wells. The formation of QWR array is confirmed by the temperature dependent photoluminescence (PL) measurement. The intensive PL peak with a FWHM of 6meV at 21K shows the high quality of the QWR array.

  • PDF

Analysis of a Novel Self-Aligned ESD MOSFET having Reduced Hot-Carrier Effects (Hot-Carrier 현상을 줄인 새로운 구조의 자기-정렬된 ESD MOSFET의 분석)

  • 김경환;장민우;최우영
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.36D no.5
    • /
    • pp.21-28
    • /
    • 1999
  • A new method of making high speed self-aligned ESD (Elevated Source/Drain) MOSFET is proposed. Different from the conventional LDD (Lightly-Doped Drain) structure, the proposed ESD structure needs only one ion implantation step for the source/drain junctions, and makes it possible to modify the depth of the recessed channel by use of dry etching process. This structure alleviates hot-carrier stress by use of removable nitride sidewall spacers. Furthermore, the inverted sidewall spacers are used as a self-aligning mask to solve the self-align problem. Simulation results show that the impact ionization rate ($I_{SUB}/I_{D}$) is reduced and DIBL (Drain Induced Barrier Lowering) characteristics are improved by proper design of the structure parameters such as channel depth and sidewall spacer width. In addition, the use of removable nitride sidewall spacers also enhances hot-carrier characteristics by reducing the peak lateral electric field in the channel.

  • PDF

Design and Analysis of Dual Band I/Q Modulator For Wireless LAN (무선랜용 이중대역 I/Q 모듈레이터의 설계 및 특성 해석)

  • Park, Hyun-Woo;Koo, Kyung-Heon
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.45 no.3
    • /
    • pp.1-6
    • /
    • 2008
  • A dual band I/Q modulator which converts baseband input signals to 2.4GHz or 5GHz RF output has been proposed. The dual band I/Q modulator for 2.4GHz and 5GHz wireless LAN applications consists of $90^{\circ}$ phase shifter and wideband mixer. The I/Q modulator showed 15dB conversion loss at 2.4GHz and 16dB conversion loss at 5GHz. The sideband suppression is about 15dBc at 2.4GHz and 16dBc at 5GHz. Measured data shows 8.5% EVM at 2.4GHz, and 10% EVM at 5GHz for QPSK with symbol rate of 11Mbps. A carrier rejection is about 40dBc at 2.4GHz/5GHz band, and the I/Q modulator satisfied the output wireless LAN spectrum mask with baseband input signal.