1 |
B. H. Calhoun, et. al., 'Design Methodology for Fine-Grained Leakage Control in MTCMOS,' ISLPED, pp104-109, August 2003
DOI
|
2 |
International Technology Roadmap for Semiconductors, 2001 Edition, Devices & Structures, http://public.itrs.net, 2001
|
3 |
J. T. Kao and A. P. Chandrakasan, 'Dual-Threshold Voltage Techniques for Low- Power Digital Circuits', Journal of Solid-State Circuits, 2000
DOI
ScienceOn
|
4 |
K. T. Park, H.S. Won et al., 'A New Low-Power Edge-Triggered and Logic- Embedded FF Using Complementary Pass- Transistors Circuit', ITC-CSCC, 2001
|
5 |
K.T. Park, H.S. Won et al., 'Low-Power Data-Preserving Complementary Pass- Transistor-Based Circuit for Power-Down Circuit Scheme', SSDM, 2001
|
6 |
International Technology Roadmap for Semiconductors, 2001 Edition, System Drivers, http://public.itrs.net, 2001
|
7 |
A. Keshavarzi, et al, 'Technology scaling behavior of optimum reverse bias for standby leakage power reduction in CMOS IC's', ISLPED, 1999
|
8 |
James Kao, Siva Narendra and Anantha Chandrakasan, 'MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns', DAC, 1998
DOI
|
9 |
S. Mutoh, et al., 'Design Method of MTCMOS Power Switch for Low-Voltage High-Speed LSIs', ASP-DAC, 1999
DOI
|
10 |
K. Kumagai, et al., 'A Novel Powering-down Scheme for Low Vt CMOS Circuits', Symp. on VLSI Circuits Digest of Technical Papers, 1998
DOI
|
11 |
S. Mutoh, et al., 'A 1V Multi-Threshold Voltage CMOS DSP with an Efficient Power Management Technique for Mobile Phone Application', ISSCC, 1996
DOI
|
12 |
H. Makino, et al., T. Shimizu and T. Arakawa, 'An Auto-Backgate-Controlled MT-CMOS Circuit', Symp. on VLSI Circuits Digest of Technical Papers, 1998
DOI
|
13 |
T. Kuroda, et al., 'A 0.9V 150MHz 10mW 4mm2 2-D Discrete Cosine Transform Core Processor with Variable-Threshold Voltage Scheme' ISSCC, 1996
DOI
|
14 |
S. Shigematsu, S. Mutoh, et al, 'A 1-V High-Speed MTCMOS Circuit Scheme for Power-Down Application Circuits', IEEE Journal of Solid-State Circuits, 1997
DOI
ScienceOn
|