The Developments of State CHDL and Two-Level Minimizer for State Machine Synthesizer (상태합성기(State Machine Synthesizer) 설계를 위한 상태 CHDL 개발 및 Two-level minimizer 개발에 관한 연구)
-
- Journal of the Korean Institute of Telematics and Electronics A
- /
- v.29A no.4
- /
- pp.83-90
- /
- 1992