• Title/Summary/Keyword: Low-Power Bus

Search Result 195, Processing Time 0.023 seconds

A Design of Fire-Command Synchronous Satellite Pyrotechnic Circuit (점화 명령에 동조된 인공위성 파이로테크닉 회로 설계)

  • Koo, Ja Chun;Ra, Sung Woong
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.18 no.5
    • /
    • pp.81-92
    • /
    • 2013
  • The satellite includes many release mechanisms such as solar array deployment, antenna deployment, cover to protect contamination in scientific equipment, pyro value of the propulsion subsytem, and bypass device in Li-Ion cell module. A drive the initiators is a critical to the successful mission because the initiators of release mechanism driving by the pyrotechnic circuit is operated in single short. The pyrotechnic circuit has to provide switching network for safety. A typical switching network has defect consisting of high current rating fire switch to handle switching transient current during fire the initiator. The pyrotechnic circuit is required some form of power conditioning to reduce the peak power demanded from the bus if the initiators are to be fired from the main bus. This paper design a pyrotechnic circuit synchronized to the fire-command to activate the fire switch to overcome use high current rating fire switch to handle switching transient current during fire the initiator. The pyrotechnic circuit provides a current limited widow pulse for fire current synchronized to the fire-command to insure that fire switch will only carry the current but never switch it. The current limited widow pulse for fire current can be possible to use low current rating and light mass switch in switching network. The current limit function in the pyrotechnic circuit reduces supply voltage to initiator and provides the effect of power conditioning function to reduce peak bus power. The pyrotechnic circuit to apply satellite development on geostationary orbit is verified the function by test in development model.

Single Phase Five Level Inverter For Off-Grid Applications Constructed with Multilevel Step-Up DC-DC Converter (멀티레벨 승압 DC-DC 컨버터와 구성된 독립형 부하를 위한 단상 5레벨 인버터)

  • Anvar, Ibadullaev;Park, Sung-Jun
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.25 no.4
    • /
    • pp.319-328
    • /
    • 2020
  • The recent use of distributed power generation systems constructed with DC-DC converters has become extremely popular owing to the rising need for environment friendly energy generation power systems. In this study, a new single-phase five-level inverter for off-grid applications constructed with a multilevel DC-DC step-up converter is proposed to boost a low-level DC voltage (36 V-64 V) to a high-level DC bus (380 V) and invert and connect them with a single-phase 230 V rms AC load. Compared with other traditional multilevel inverters, the proposed five-level inverter has a reduced number of switching devices, can generate high-quality power with lower THD values, and has balanced voltage stress for DC capacitors. Moreover, the proposed topology does not require multiple DC sources. Finally, the performance of the proposed topology is presented through the simulation and experimental results of a 400 W hardware prototype.

A Voltage-fed Single-stage PFC Full-bridge Converter with Asymmetric Phase-shifted Control for Battery Chargers

  • Qian, Qinsong;Sun, Weifeng;Zhang, Taizhi;Lu, Shengli
    • Journal of Power Electronics
    • /
    • v.17 no.1
    • /
    • pp.31-40
    • /
    • 2017
  • A novel voltage-fed single-stage power factor correction (PFC) full-bridge converter based on asymmetric phase-shifted control for battery chargers is proposed in this paper. The attractive feature of the proposed converter is that it can operate in a wide output voltage range without an output low-frequency ripple, which is indispensable in battery charger applications. Meanwhile, the converter can maintain a high power factor and a controllable dc bus voltage over a wide output voltage range. In this paper, the realization of PFC and the operation principle of asymmetric phase-shifted control are given. A small-signal analysis of the proposed single-stage power factor correction (PFC) full-bridge converter is performed. Experimental results obtained from a 1kW experimental prototype are given to validate the feasibility of the proposed converter. The PF is higher than 0.97 over the entire output voltage range with the proposed control strategy.

A Study on the Optimal Design Fuzzy Type Stabilizing Controller using Genetic Algorithm (유전 알고리즘을 이용한 퍼지형 안전화 제어기의 최적 설계에 관한 연구)

  • Lee, Heung-Jae;Lim, Chan-Ho;Yoon, Byong-Gyu;Lim, Hwa-Young;Song, Ja-Youn
    • The Transactions of the Korean Institute of Electrical Engineers A
    • /
    • v.48 no.11
    • /
    • pp.1382-1387
    • /
    • 1999
  • This paper presents an optimal fuzzy power system stabilizer to damp out low frequency oscillation. So far fuzzy controllers have been applied to power system stabilizing controllers due to its excellent properties on the nonlinear systems. But the design process of fuzzy logic power system stabilizer requires empirical and heuristic knowledge of human experts as well as many trial-and-errors in general. This paper presents and optimal design method of the fuzzy logic stabilizer using the genetic algorithm. Non-symmetric membership functions are optimally tuned over an evaluation function. The present inputs of fuzzy stabilizer are torque angle error and the change of torque angle error without loss of generality. The coding method used in this paper is concatenated binary mapping. Each linguistic fuzzy variable, defined as the peak of a membership function, is assigned by the mapping from a minimum value to a maximum value using eight bits. The tournament selection and the elitism are used to keep the worthy individuals in the next generation. The proposed system is applied to the one-machine infinite-bus model of a power system, and the results showed a promising possibility.

  • PDF

A Study on the Impact of Fuel Economy as Tactive Resistance Calculation Methods on HD Chassis Dynamometer for Medium-heavy Duty Vehicle (주행저항 산출방법이 차대동력계를 이용한 중대형 차량의 연비평가 결과에 미치는 영향에 관한 연구)

  • Lee, Iksung;Seo, Dongchoon;Kim, Soohyung;Ko, Sangchul;Chun, Youngwoon;Cho, Sanghyun
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.23 no.3
    • /
    • pp.307-314
    • /
    • 2015
  • The purpose of this study is know the fuel economy of difference tractive resistance calculation methods on light duty low-floor bus. Two tractive resistance calculation methods(coastdown test and JFCM conversion formula) are tested to understand the difference of fuel economy. JFCM was developed for fuel economy regulations of heavy duty vehicle. That show a big difference as a result of the calculation using coastdown test and JFCM conversion formula. The difference of the tractive resistance affects the fuel economy.

A SiC MOSFET Based High Efficiency Interleaved Boost Converter for More Electric Aircraft

  • Zaman, Haider;Zheng, Xiancheng;Yang, Mengxin;Ali, Husan;Wu, Xiaohua
    • Journal of Power Electronics
    • /
    • v.18 no.1
    • /
    • pp.23-33
    • /
    • 2018
  • Silicon Carbide (SiC) MOSFET belongs to the family of wide-band gap devices with inherit property of low switching and conduction losses. The stable operation of SiC MOSFET at higher operating temperatures has invoked the interest of researchers in terms of its application to high power density (HPD) power converters. This paper presents a performance study of SiC MOSFET based two-phase interleaved boost converter (IBC) for regulation of avionics bus voltage in more electric aircraft (MEA). A 450W HPD, IBC has been developed for study, which delivers 28V output voltage when supplied by 24V battery. A gate driver design for SiC MOSFET is presented which ensures the operation of converter at 250kHz switching frequency, reduces the miller current and gate signal ringing. The peak current mode control (PCMC) has been employed for load voltage regulation. The efficiency of SiC MOSFET based IBC converter is compared against Si counterpart. Experimentally obtained efficiency results are presented to show that SiC MOSFET is the device of choice under a heavy load and high switching frequency operation.

A New Multi Level High Gain Boost DC-DC Converter with Wide Input Voltage Range and Reduced Stress Voltage Capability (넓은 입력 전압 범위와 감소된 스트레스 전압 기능성을 갖는 새로운 승압형 멀티레벨 DC-DC 컨버터)

  • Anvar, Ibadullaev;Park, Sung-Jun
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.25 no.2
    • /
    • pp.133-141
    • /
    • 2020
  • The use of high-gain-voltage step-up converters for distributed power generation systems is being popularized because of the need for new energy generation and power conversion technologies. In this study, a new constructed high-gain-boost DC-DC converter was proposed to coordinate low voltage output DC sources, such as PV or fuel cell systems, with high DC bus (380 V) lines. Compared with traditional boost DC-DC converters, the proposed converter can create higher gain and has wider input voltage range and lower voltage stress for power semiconductors and passive elements. Moreover, the proposed topology produces multilevel DC voltage output, which is the main advantage of the proposed topology. Steady-state analysis in continuous conduction mode of the proposed converter is discussed in detail. The practicability of the proposed DC-DC converter is presented by experimental results with a 300 W prototype converter.

Analysis of power quality using non-linear load at low voltage system (저압 시스템에서 비선형 부하의 사용에 따른 전력품질 해석)

  • Kim, Jong-Gyeum;Lee, Eun-Woong;Sohn, Hong-Kwan;Kim, Il-Jung
    • Proceedings of the KIEE Conference
    • /
    • 2001.07b
    • /
    • pp.660-662
    • /
    • 2001
  • This paper describes the problems generated with the use of PWM ASDs with induction motors. The major effect of harmonic voltages and currents in induction motors is increased the heating due to iron and copper losses at harmonic frequencies. The harmonic components thus affect the motor efficiency and developed the torque. In order to investigate the effect of harmonics which is caused by using of nonlinear load at the low voltage system, we set up simple load system and measured the voltage and current. Measurement results show that additional operation of induction motor at the parallel bus in using nonlinear load such as ASD is helpful to the reduction of harmonic current.

  • PDF

THE COORDINATED CONTROL OF TCSC AND PSS TO IMPROVE POWER SYSTEM DAMPING (저주파 진동 감쇠를 위한 PSS와 TCSC의 협조 제어)

  • Kim, T.H.;Seo, J.C.;Moon, K.S.;Son, K.M.;Lee, S.S.;Park, J.K.;Moon, S.I.
    • Proceedings of the KIEE Conference
    • /
    • 1996.07b
    • /
    • pp.652-654
    • /
    • 1996
  • A study of the coordinated control of a TCSC and an existing PSS is presented when both are used to damp the low frequency oscillations. TCSC is modeled by the first order delay model. Linear quadratic Gaussian controller is used for designing PSS and TCSC supplementary controller. The performance of the proposed controllers is simulated in a one machine infinite bus model. As a result, it is shown that to damp the low frequency oscillations efficiently, it is necessary to control TCSC and PSS simultaneously.

  • PDF

Fault Management Design Verification Test for Electrical Power Subsystem and Attitude and Orbit Control Subsystem of Low Earth Orbit Satellite (저궤도위성의 전력계 및 자세제어계 고장 관리 설계 검증시험)

  • Lee, Sang-Rok;Jeon, Hyeon-Jin;Jeon, Moon-Jin;Lim, Seong-Bin
    • Aerospace Engineering and Technology
    • /
    • v.12 no.2
    • /
    • pp.14-23
    • /
    • 2013
  • Fault management design of the satellite describes preparations for failures which can occur during operational phase. Fault management design contains detection and isolation function of anomaly, and also it contains function to maintain the satellite in safe condition until the ground station finds out a cause of failure and takes a countermeasure. Unlike normal operation, safing operation is automatically performed by Power Control and Distribution Unit and Integrated Bus Management Unit which loads Flight Software without intervention of ground station. Since fault management operation is automatical, fault management logic and functionality of relevant hardware should be thoroughly checked during ground test phase, and error which is similar to actual should be carefully applied without damage. Verification test for fault management design is conducted for various subsystems of satellite. In this paper, we show the design process of fault management design verification test for Electrical Power Subsystem and Attitude and Orbit Control Subsystem of Low Earth Orbit satellite flight model and the test results.