• Journal of Electrical Engineering and Technology
• /
• v.10 no.1
• /
• pp.75-82
• /
• 2015

This paper presents a new technique for enhancing power quality by reducing harmonics in the neutral conductor. Three-Phase Four-Wire (3P4W) system is commonly used where single and three phase loads are connected to Point of Common Coupling (PCC). Due to unbalance loads, the 3P4W distribution system becomes unbalance and current flows in the neutral conductor. If loads are non-linear, then the harmonic content of current will flow in neutral conductor. The neutral current that may flow towards transformer neutral point is compensated by using a series active filter. In order to reduce the harmonic content, the series active filter is connected in series with the neutral conductor by which neutral and phase current harmonics are reduced significantly. In this paper, solar PV based inverter circuit is proposed for compensating neutral current harmonics. The simulation is carried out in MATLAB/SIMULINK and also an experimental setup is developed to verify the effectiveness of the proposed method.

• Proceedings of the KIEE Conference
• /
• 2004.07d
• /
• pp.2307-2309
• /
• 2004

This paper presents a modeling and simulation of a fuzzy controller for maximum power extraction of a grid-connected wind energy conversion system with a link of a rectifier and an inverter. It discusses the maximum power control algorithm for a wind turbine and proposes, in a graphical form, the relationships of wind turbine output, rotor speed, power coefficient, tip-speed ratio with wind speed when the wind turbine is operated under the maximum power control. The control objective is to always extract maximum power from wind and transfer the power to the utility by controlling both the pitch angle of the wind turbine blades and the inverter firing angle. Pitch control method is mechanically complicated, but the control performance is better than that of the stall regulation method. The simulation results performed on MATLAB will show the variation of generator's rotor angle and rotor speed, pitch angle, and generator output.

• The KIPS Transactions:PartA
• /
• v.14A no.3 s.107
• /
• pp.147-150
• /
• 2007

This paper describes a new low-swing inverter for low power consumption. To reduce a power consumption, an output voltage swing is in the range from 0 to VDD-2VTH. This can be done by the inverter structure that allow a full swing or a swing on its input terminal without leakage current. Using this low-swing voltage technology, we proposed a low-power 16$\times$16 bit parallel multiplier. The proposed circuits are designed with Samsung 0.35$\mu$m standard CMOS process at a 3.3V supply voltage. The validity and effectiveness are verified through the HSPICE simulation.. Compared to the previous works, this circuit can reduce the power consumption rate of 17.3% and the power-delay product of 16.5%.

• Journal of Sensor Science and Technology
• /
• v.27 no.6
• /
• pp.380-385
• /
• 2018

Recently, interest in baseball has been increasing as the level of international baseball games, the popularity of domestic leagues, and the number of players entering the MLB has increased. In this paper, we propose a pitching system that can be applied to both professional and amateur baseball. The pitching system consists of a control module using MSB764T PLC, a pitching mechanism including AC motors and a ball feed rail, an HMI using the CHA-070WR model, inverter, etc. To pitch the breaking balls, the two AC motors each use an inverter to independently control the speed. The implemented pitching system was experimented on, investigating ball speed and ball movement according to RPM using the BUSHNELL Velocity Speed Gun. Experimental results on ball speed are similar to the theoretical data and the measured data. From the experimental data, it is confirmed that the damping coefficient value for the pitching ball is about 0.98. In the case of the breaking ball, the larger the difference between the speeds on the sides of the ball and the faster the ball speed, the larger the bending degree.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.36C no.9
• /
• pp.54-65
• /
• 1999

As the integration ratio and operating speed increase, it has become an important problem to estimate the dissipated power during the design procedure to reduce th TTM(time to market). This paper proposed a prediction model for the maximum dissipated power of a CMOS logic gate. This model uses a calculating method. It was constructed by including the characteristics of MOSFETs, the operational characteristics of the gate, and the characteristics of the input signals. As the construction procedure, a maximum power estimation model for CMOS inverter was formed first, And then, a conversion model to convert a multiple input CMOS gate into a corresponding CMOS inverter was proposed. Finally, the power model for inverter was applied to the converted result so that the model could be applied to a general CMOS gate. We designed several CMOS gates in layout level with $0.6{\mu}m$ design rule to apply both to HSPICE simulation and to the proposed models. The comparison between the two results showed that the gate conversion model and the power estimation model had within 5% and 10% of the relative errors, respectively. Those values show that the proposed models have sufficient accuracies. Also in calculation time, the proposed models were more than 30 times faster than HSPICE simulation. Consequently, it can be said that the proposed model could be used efficiently to estimate the maximum dissipated power of a CMOS logic gate during the design procedure.

• Transactions on Electrical and Electronic Materials
• /
• v.15 no.6
• /
• pp.297-304
• /
• 2014

Due to the nonlinearity and complexity of the three-phase photovoltaic inverter, we propose an intelligent control based on fuzzy logic and the classical proportional-integral-derivative. The feedback linearization method is applied to cancel the nonlinearities, and transform the dynamic system into a simple and linear subsystem. The system is transformed from abc frame to dq0 synchronous frame, to simplify the state feedback linearization law, and make the close-loop dynamics in the equivalent linear model. The controls improve the dynamic response, efficiency and stability of the three-phase photovoltaic grid system, under variable temperature, solar intensity, and load. The intelligent control of the nonlinear characteristic of the photovoltaic automatically varies the coefficients $K_p$, $K_i$, and $K_d$ under variable temperature and irradiation, and eliminates the oscillation. The simulation results show the advantages of the proposed intelligent control in terms of the correctness, stability, and maintenance of its response, which from many aspects is better than that of the PID controller.

• Journal of the Korean Institute of Telematics and Electronics B
• /
• v.33B no.12
• /
• pp.24-30
• /
• 1996

In this paper, we designed a new type of high frequency on-chip voltage controlled oscillator (VCO) using GaAs MESFET, and their performances were comapred with those of the conventional VCO. Each VCO was designed with three-to-five ring oscillator and inverter, buffer and NOR gate were implemented by GaAs source coupled FET logic, which has better speed and noise performance compared to other GaAs MESFET logic. SPICE simulation showed that the gain of conventional and our new VCO was 1.24[GHz/V], 0.54[GHz/V], respectively. The frquency tuning range were 2.31 to 3.55 [GHz] for conventional VCO and 2.47 to 3.01[GHz] for our new design. This shows that the factor of two gain reductin was achieved without too much sacrifice in the oscillation frequency. For our new VCO, the average temperature index was -2[MHz/.deg. C] in the range of -20~85[.deg. C] the power supply noise index was 5[MHz/%] for 5.3[V].+-.10[%] and total power consumption was 60.58[mW].

• Convergence Security Journal
• /
• v.15 no.3_1
• /
• pp.99-105
• /
• 2015

A typical SRAM-based PUF is used in random number generation and key exchange process. The generated out puts should be preserved, but the values are changed owing to the external environment. This paper presents a new D-PUF logic employing a dual anti-fuse OTP memory to the SRAM-based PUF. The proposed PUF can enhance the reliability of the logic since it can preserve the output values. First, we construct the OTP memory using an anti-fuse. After power up, a SRAM generates the random values owing to the mismatch of cross coupled inverter pair. The generated random values are programed in the proposed anti-fuse ROM. The values that were programed in the ROM at once will not be changed and returned. Thus, the outputs of the proposed D-PUF are not affected by the environment variable such as the operation voltage and temperature variation, etc. Consequently, the reliability of the proposed PUF will be enhanced owing to the proposed dual anti-fuse ROM. Therefore, the proposed D-PUF can be stably operated, in particular, without the powerful ECC in the external environment that are changed.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.25 no.5
• /
• pp.509-521
• /
• 1988

In the designs of integrated circuits, the buffer circuits used for driving a large capacitive load from minimum-structured logic circuit outputs have important effects upon system throughputs. Therefore it is important to optimize the buffer circuits. In this paper, the principle of designing CMOS buffer circuits which have the minimum delay and drive the given capacitive load is discussed. That is, the effects of load capacitance upon rise time, fall time, and delay of the CMOS inverter and the effects of parasitic capacitances are finely analysed to calculate the requested minimum-delay CMOS buffer condition. This is different from the method by C.A. Mead et. al.[2.3.4.]which deals with passive-load-nMOS buffers. Large channel width MOS transistor stages are necessary to drive a large capacitive load. The effects of polysilicon gate resistances of such large stages upon delay are also analysed.And, the area of buffer circuits designed by the proposed method is smaller than that of buffer circuits designed by C.A. Mead's method.

• Proceedings of the KIEE Conference
• /
• 2004.11c
• /
• pp.373-375
• /
• 2004

The SRM is more robust and lower cost than other type motors. The inverter for SRM cannot have shoot through fault, since a phase winding of SRM is independent of other phase windings. The SRM has high starting torque and high power density. But it has torque ripples due to nonlinear magnetic characteristics. Therefore, SRM has highly non-linear torque producing characteristics. Because fuzzy logic is a flexible and general-purposed method for implementing non-linear dynamic functions, it is effective for the control of high current SRM. We design the fuzzy controller and demonstrate the fuzzy control system by MATLAB.