• Title/Summary/Keyword: Lock-Time

Search Result 371, Processing Time 0.031 seconds

Design of Protocol for Collaborative Multimedia Applications (협동적 멀티미디어 응용을 위한 프로토콜의 설계)

  • Hwang, Een-Jun
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.8 no.1
    • /
    • pp.25-35
    • /
    • 2002
  • Many multimedia presentation applications involve retrieval of objects from more than one collaborating server. Presentations of objects from different collaborating servers might be interdependent. This implies that objects should be retrieved from remote servers and delivered continuously according to given time constraints. Such applications need an estimate of the avaliable network resources to each of the collaborating servers and local system resources in order to identify a schedule for retrieving the objects composing the presentation. A collaborating server can suggest modifications of the retrieval schedule depending on its load. these modifications can potentially affect the retrieval schedule for other collaborating applications. Hence, a sequence of negotiations has to be carried out with the collaborating servers in order to commit for a retrieval schedule of the objects composing the presentation. In this paper, we propose an application sub-layer protocol, RLCP(Resource Lock Commit Protocol), for handling the negotiation and commitment of the resources required for a collaborative multimedia presentation and apply it to distributed video presentation application.

A Tool for On-the-fly Repairing of Atomicity Violation in GPU Program Execution

  • Lee, Keonpyo;Lee, Seongjin;Jun, Yong-Kee
    • Journal of the Korea Society of Computer and Information
    • /
    • v.26 no.9
    • /
    • pp.1-12
    • /
    • 2021
  • In this paper, we propose a tool called ARCAV (Atomatic Recovery of CUDA Atomicity violation) to automatically repair atomicity violations in GPU (Graphics Processing Unit) program. ARCAV monitors information of every barrier and memory to make actual memory writes occur at the end of the barrier region or to make the program execute barrier region again. Existing methods do not repair atomicity violations but only detect the atomicity violations in GPU programs because GPU programs generally do not support lock and sleep instructions which are necessary for repairing the atomicity violations. Proposed ARCAV is designed for GPU execution model. ARCAV detects and repairs four patterns of atomicity violations which represent real-world cases. Moreover, ARCAV is independent of memory hierarchy and thread configuration. Our experiments show that the performance of ARCAV is stable regardless of the number of threads or blocks. The overhead of ARCAV is evaluated using four real-world kernels, and its slowdown is 2.1x, in average, of native execution time.

Optimization of Data Placement using Principal Component Analysis based Pareto-optimal method for Multi-Cloud Storage Environment

  • Latha, V.L. Padma;Reddy, N. Sudhakar;Babu, A. Suresh
    • International Journal of Computer Science & Network Security
    • /
    • v.21 no.12
    • /
    • pp.248-256
    • /
    • 2021
  • Now that we're in the big data era, data has taken on a new significance as the storage capacity has exploded from trillion bytes to petabytes at breakneck pace. As the use of cloud computing expands and becomes more commonly accepted, several businesses and institutions are opting to store their requests and data there. Cloud storage's concept of a nearly infinite storage resource pool makes data storage and access scalable and readily available. The majority of them, on the other hand, favour a single cloud because of the simplicity and inexpensive storage costs it offers in the near run. Cloud-based data storage, on the other hand, has concerns such as vendor lock-in, privacy leakage and unavailability. With geographically dispersed cloud storage providers, multicloud storage can alleviate these dangers. One of the key challenges in this storage system is to arrange user data in a cost-effective and high-availability manner. A multicloud storage architecture is given in this study. Next, a multi-objective optimization problem is defined to minimise total costs and maximise data availability at the same time, which can be solved using a technique based on the non-dominated sorting genetic algorithm II (NSGA-II) and obtain a set of non-dominated solutions known as the Pareto-optimal set.. When consumers can't pick from the Pareto-optimal set directly, a method based on Principal Component Analysis (PCA) is presented to find the best answer. To sum it all up, thorough tests based on a variety of real-world cloud storage scenarios have proven that the proposed method performs as expected.

Development of Infrared Target for Dual-Sensor Imaging Seeker's Test and Evaluation in HILS System (이종센서 영상탐색기 시험평가를 위한 적외선 표적원 개발)

  • Park, Changhan;Song, Sungchan;Jung, Sangwoon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.29 no.11
    • /
    • pp.898-905
    • /
    • 2018
  • In this work, infrared targets for a developed hardware-in-the-loop simulation(HILS) system are proposed for a performance test of a dual-sensor imaging seeker equipped with an infrared and a visible sensor that can lock and track for ground and air targets. This integrated system is composed of 100 modules of heat and light sources to simulate various kinds of target and the trajectory of moving targets based on scenarios. It is possible to simulate not only the position, velocity, and direction for these targets but also background clutter and jamming environments. The design and measurement results of an infrared target, such as the HILS system configuration, developed for testing and evaluation of a dual-sensor imaging seeker are described. In the future, it is planned to test the lock-on and tracking performance of an imaging seeker equipped with single or dual sensors dynamically in real time based on a simulation flight scenario in the developed HILS system.

A Robust Harmonic Compensation Technique using Digital Lock-in Amplifier under the Non-Sinusoidal Grid Voltage Conditions for the Single Phase Grid Connected Inverters (디지털 록인 앰프를 이용한 비정현 계통 전압 하에서 강인한 단상계통 연계 인 버터용 고조파 보상법)

  • Khan, Reyyan Ahmad;Ashraf, Muhammad Noman;Choi, Woojin
    • Proceedings of the KIPE Conference
    • /
    • 2018.11a
    • /
    • pp.95-97
    • /
    • 2018
  • The power quality of Single Phase Grid-Connected Inverters (GCIs) has received much attention with the increasing number of Distributed Generation (DG) systems. However, the performance of single phase GCIs get degraded due to several factors such as the grid voltage harmonics, the dead time effect, and the turn ON/OFF of the switches, which causes the harmonics at the output of GCIs. Therefore, it is not easy to satisfy the harmonic standards such as IEEE 519 and P1547 without the help of harmonic compensator. To meet the harmonic standards a certain kind of harmonic controller needs to be added to the current control loop to effectively mitigate the low order harmonics. In this paper, the harmonic compensation is performed using a novel robust harmonic compensation method based on Digital Lock-in Amplifier (DLA). In the proposed technique, DLAs are used to extract the amplitude and phase information of the harmonics from the output current and compensate it by using a simple PI controller in the feedforward manner. In order to show the superior performance of the proposed harmonic compensation technique, it is compared with those of conventional harmonic compensation methods in terms of the effectiveness of harmonic elimination, complexity, and implementation. The validity of the proposed harmonic compensation techniques for the single phase GCIs is verified through the experimental results with a 5kW single phase GCI. Index Terms -Single Phase Grid Connected Inverter (SPGCI), Harmonic Compensation Method, Total Harmonic Distortion (THD) and Harmonic Standard.

  • PDF

A Portable Impedance Spectroscopy Instrument for the Measurement of the Impedance Spectrum of High Voltage Battery Pack (고압 배터리 팩의 임피던스 스펙트럼 측정용 휴대용 임피던스 분광기)

  • Rahim, Gul;Choi, Woo-Jin
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.26 no.3
    • /
    • pp.192-198
    • /
    • 2021
  • The battery's State of Health (SOH) is a critical parameter in the process of battery use, as it represents the Remaining Useful Life (RUL) of the battery. Electrochemical Impedance Spectroscopy (EIS) is a widely used technique in observing the state of the battery. The measured impedance at certain frequencies can be used to evaluate the state of the battery, as it is intimately tied to the underlying chemical reactions. In this work, a low-cost portable EIS instrument is developed on the basis of the ARM Cortex-M4 Microcontroller Unit (MCU) for measuring the impedance spectrum of Li-ion battery packs. The MCU uses a built-in DAC module to generate the sinusoidal sweep perturbation signal. Moreover, it performs the dual-channel acquisition of voltage and current signals, calculates impedance using a Digital Lock-in Amplifier (DLA), and transmits the result to a PC. By using LabVIEW, an interface was developed with the real-time display of the EIS information. The developed instrument was suitable for measuring the impedance spectrum of the battery pack up to 1000 V. The measurement frequency range of the instrument was from 1 hz to 1 Khz. Then, to prove the performance of the developed system, the impedance of a Samsung SM3 battery pack and a Bexel pouch module were measured and compared with those obtained by the commercial instrument.

A Development of mobile broadcasting monitor for improving reliability on IP-TV Platform based on TIT (TIT 기반에 IP-TV 플랫폼의 신뢰성 향상을 위한 방송 모니터 개발)

  • Sso, Sang-Jin;Jin, Hyun-Joon;Park, Noh-Kyung
    • Journal of Internet Computing and Services
    • /
    • v.8 no.5
    • /
    • pp.59-66
    • /
    • 2007
  • In korea, TIT(Transport Information Technology) based IP-TV services have been provided in Saemaeul trains and some sections of subway trains, But the software systems for the service performed in alternated fashions and suffered from many problems such as suspension, memory leaking and overflow, These problems increased playback loss time and resulted in bad reliabilities, In this paper, a software TIT monitor is designed and implemented for Monitoring module and Reset module in physically poor environments, The designed system formalized monitoring time intervals for effective monitoring, Through the real experiments, playback time is improved in 7.2% comparing to existing system.

  • PDF

A Study on Improvement of Submarine Torpedo Acoustic Counter Measure Launcher System Safety Device Performance (잠수함용 어뢰기만기 발사체계 안전장치 작동성능 향상에 관한 연구)

  • Chang, Ho-Seong;Seo, Dae-Su;Lee, Gyeong-Chan;Lee, Jong-Gwan;Jo, Byeong-Gi;Kim, Joong-Bae
    • Journal of Korean Society for Quality Management
    • /
    • v.46 no.3
    • /
    • pp.411-424
    • /
    • 2018
  • Purpose: The purpose of this study is to improve submarine TACM launcher system safety device performance. Methods: In this study, EPLD(Electrically Programmable Logic Device) control and time sharing method to the safety device actuator motor and discrete signal processor in launch control panel were used to resolve unusual performance of safety system. Results: The result of this study are as follows; First, sporadic stopping of safety device actuator motor due to insufficient In-Rush current was resolved. Second, repeat of safety device condition as lock & release due to chattering for motor activating was resolved. Third, simultaneous release function for safety device actuator was available. Conclusion: The unusual performance of function for submarine TACM launcher system was overcame by applying EPLD control and time sharing method. The suggestions were proved by performance test in the pressure chamber. The results of this study enhanced survivability of ${\bigcirc}{\bigcirc}{\bigcirc}$ class submarine from enemy torpedo.

Design of a Sub-micron Locking Time Integer-N PLL Using a Delay Locked-Loop (지연고정루프를 이용한 $1{\mu}s$ 아래의 위상고정시간을 가지는 Integer-N 방식의 위상고정루프 설계)

  • Choi, Hyek-Hwan;Kwon, Tae-Ha
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.13 no.11
    • /
    • pp.2378-2384
    • /
    • 2009
  • A novel phase-locked loop(PLL) architecture of sub-micron locking time has been proposed. Input frequency is multiplied by using a delay-locked loop(DLL). The input frequency of a PLL is multiplied while the PLL is out of lock. The multiplied input frequency makes the PLL having a wider loop bandwidth. It has been simulated with a $0.18{\mu}m$ 1.8V CMOS process. The simulated locking time is $0.9{\mu}s$ at 162.5MHz and 2.6GHz, input and output frequency, respectively.

A Study on Development of Real-Time Simulator for Electric Traction Control System (TCS(Traction Control System)을 위한 실시간 시뮬레이터 개발에 관한 연구)

  • Kim, Tae Un;Cheon, Seyoung;Yang, Soon Young
    • Journal of Drive and Control
    • /
    • v.16 no.3
    • /
    • pp.67-74
    • /
    • 2019
  • The automotive market has recently been investing much time and costs in improving existing technologies such as ABS (Anti-lock Braking System) and TCS (Traction Control System) and developing new technologies. Additionally, various methods have been applied and developed to reduce this. Among them, the development method using the simulation has been mainly used and developed. In this paper, we have studied a method to develop SILS (Software In the Loop Simulation) for TCS which can test various environment variables under the same conditions. We modeled hardware (vehicle engine and ABS module) and software (control logic) of TCS using MATLAB/Simulink and Carsim. Simulation was performed on the climate, road surface, driving course, etc. to verify the TCS logic. By using SILS to develop TCS control logic and controller, it is possible to verify before production and reduce the development period, manpower and investment costs.