• JSTS:Journal of Semiconductor Technology and Science
• /
• v.3 no.4
• /
• pp.167-174
• /
• 2003

This paper proposes a network processor especially optimized for content switching. With 2Gbps port capability, it integrates packet processor cluster, content-based classification engine and traffic manager on a single chip. A switch fabric architecture is also designed for scale-up of the network processor's capability over hundreds gigabit bandwidth. Applied in real network systems, the network processor shows wire-speed network address translator (NAT) and content-based switching performance.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.39 no.7
• /
• pp.74-80
• /
• 2002

VLSI intergrated circuits like SOC(system on chip) often require a multi-clock design style for functional or performance reasons. The problems of the clock domain transition due to clock skew and clock ordering within a test cycle may result in wrong results. This paper describes a new BIST(Built-in Self Test) architecture for multi-clock systems. In the new scheme, a clock skew is eliminated by a multi-capture. Therfore, it is possible to perform at-speed test for both clock inter-domain and clock intra-domain.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.38 no.6
• /
• pp.28-38
• /
• 2001

In this paper, we propose and analyze a more efficient and flexible dynamic data traffic system for a circuit switched satellite network. Our proposed system is more efficient than existing circuit switched satellite networks and allows for dynamic capacity in each connection without rebuilding or resetting the connection software or algorithms. We also discuss an algorithm for bandwidth allocation that provides deterministic quality of service guarantees. The traffic sources are regulated using standard dual leaky buckets; the system performance is analytically evaluated; and the algorithm is verified through simulation. Our analysis scheme and results should prove useful for the design and implementation of protocols in future circuit-switched satellite networks.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.42 no.4 s.334
• /
• pp.53-60
• /
• 2005

This work Proposes and describes an LCD backlight driver IC using a voltage feedback circuit which improves the brightness uniformity. The proposed circuit controls the brightness of a backlight by amplifying of sampling voltage at a lamp. To keep the uniformity of brightness, the circuit has a reference lamp. The output voltage of the reference lamp is supplied commonly to each lamp that reduces a resistance deviation of the lamps. As a result, the proposed circuit shows brightness uniformity improvement of about $40\%$ compared to the conventional ones.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.37 no.12
• /
• pp.50-59
• /
• 2000

This paper presents a new SRAM testing method for various faults by monitoring dynamic power supply currents. The peak value of Iddt pulses when the transition write operation is performed, is prominently different from that of a fault free case. Using the observation, a new memory test algorithm is developed which consists of only write operations. The new test algorithm using dynamic power supply current testing, has length of 7n, where n is the number of cells in SRAMs. Compared to the previous March B algorithm, the test length has been reduced by 7/17, and can detect additional hard-to-detect faults.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.19 no.3
• /
• pp.240-248
• /
• 2014

It is DC power that Output of renewable energy being recently developed and researched. Also, demand of DC power will expect to proliferate due to increase of digital load. Thus, DC distribution system providing high quality of power and reliability has emerged as a new distribution system. If the conventional distribution systems are substituted by proposed DC distribution system, the output of renewable energy can be connected with distribution systems under minimum power conversion. Therefore, in the event of connection with DC load, it can construct an efficient distribution system. In this paper, the integrated parallel operation of power conversion module for DC distribution system is proposed. Also, this paper proposed modularization of power conversion devices for DC distribution system and power control for parallel operation of large capacity system. DC distribution system consists of three power conversion modules such as AC/DC power conversion module 2 set, ESS module 1 set. DC distribution system controls suitable operation depending on the status of the DC power distribution system and load. Integrated operation of these systems is verified by simulation and experiment results.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.19 no.3
• /
• pp.233-239
• /
• 2014

This paper proposes that each converter supplies the power using the proposed droop control for the parallel operation of the converters. The proposed method is easy to increase the power as parallel system in DC distribution. By improving conventional droop-control method used in AC grid newly, a droop controller is designed to apply droop control in DC grid. And the control method of the proposed droop controller is explained particularly. In this paper, by applying the proposed control method to DC distribution system, propriety is verified through the simulation and the experiment.

• Proceedings of the KIPE Conference
• /
• 2001.10a
• /
• pp.606-610
• /
• 2001

Voltage harmonics resulting from current harmonics produced by the nonlinear loads have become a serious problem in many systems. Moreover momentary interruptions and voltage sags are responsible for many of the power quality problems found in typical industrial plants. In this paper, proposed power system using series active power filter is not only harmonic compensation but also harmonic isolation between supply and load, and voltage regulation and unbalance compensation. The effectiveness of the proposed system is verified through computer simulations and experiments

• Proceedings of the KIPE Conference
• /
• 2017.11a
• /
• pp.43-44
• /
• 2017

This paper presents design of auxiliary circuit to reduce loss of ZVT interleaved flyback converter. The ZVT interleaved converter using the conventional auxiliary circuit has a large conduction loss due to the constant circulating current in the auxiliary circuit. The auxiliary circuit proposed in this paper, which consists of the coupled inductor and DC-link capacitor, has linearly increasing or decreasing auxiliary current. Then, the conduction loss occurring in the auxiliary circuit is reduced. The validity of the proposed auxiliary circuit is verified with the prototype of 500W.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.62 no.8
• /
• pp.1059-1065
• /
• 2013

Doubly Fed Induction Generator(DFIG) systems occupy the largest proportion of worldwide wind energy generation market. DFIG systems are very sensitive to grid disturbances especially to voltage dips due to the structure of the stator connected to grid. In the past, when a grid fault occurs generators are separated from grid(trip method) in order to protect the systems. Nowadays, due to the growing penetration level of wind power, many countries have made some requirements that wind turbines are required to have Low Voltage Ride Through(LVRT) capability during grid faults. In this paper, a flux tracking LVRT control strategy based on system modeling equations is proposed. The validity of the proposed strategy is verified through computer simulations.