1 |
Hetherington, G., Fryars, T., Tamarapalli, N., Kassab, 'Logic BIST for large industrial designs: real issues and case studies', Proc. of International Test Conference, pp. 358-367, 1999
DOI
|
2 |
E. J. McCluskey, 'Buit-In Self Test Technique', IEEE Design & Test of Computers, pp. 21-28, Vol. 2, No. 2, April 1985
|
3 |
B. Nadeau-Dostie, D. Burek and A. Hassan, 'ScanBIST: A Multifrequency Scan-Based BIST Method', IEEE Design & Test of Computers, pp. 7-17, Vol. 11, No. 1, Spring 1994
DOI
ScienceOn
|
4 |
허윤, 강성호, '내장된 자체 테스트에서 경로 지연 고장 테스트를 위한 새로운 가중치계산 알고리듬', 전자공학회 논문지 37권 6호, 2000년 6월
과학기술학회마을
|
5 |
Kee Sup Kim, Len Schultz, 'Multi-Frequency, Multi-Phase Scan Chain', Proc. of International Test Conference, pp. 323-330, 1994
DOI
|
6 |
B. Nadeau-Dostie, D. Burek, 'Method and Apparatus For Scan Testing Digital Circuits', United States patent number 6,145,105
|