• 제목/요약/키워드: LDPC부호

Search Result 191, Processing Time 0.019 seconds

Performance Evaluation of LDPC-LDPC Product Code for next Magnetic Recording Channel (차세대 자기기록 채널을 위한 LDPC-LDPC 곱 부호의 성능 평가)

  • Park, Donghyuk;Lee, Jaejin
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.49 no.11
    • /
    • pp.3-8
    • /
    • 2012
  • Two-dimensional product code has been studied for correcting burst errors on the storage systems. An RS-LDPC product code consists of an RS code in horizontal direction and an LDPC code in vertical direction. First, we detect the position of burst errors by using RS code, then LDPC code corrects the errors by using the burst error positions. In storage system, long burst errors are occurred by various reason. So, we need a strong code for correcting the long burst errors. RS-LDPC product code is good for long burst errors. However, as the storage density grows the length of the burst errors will be longer. Thus, we propose an LDPC-LDPC product code, it is strong for correcting the very long burst errors. Also, the proposed LDPC-LDPC product code performs better than RS-LDPC product code when the random errors are occurred, because a row direction LDPC code performs better than row direction RS code.

Improved Performance Decoding for LDPC Codes with a Large Number of Short Cycles (다수의 짧은 주기를 가진 LDPC 부호를 위한 향상된 신뢰 전파 복호)

  • Chung, Kyu-Hyuk
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.33 no.2C
    • /
    • pp.173-177
    • /
    • 2008
  • In this paper, we improve performance of Low Density Parity Check (LDPC) codes with adding a large number of short cycles. Short cycles, especially cycles of length 4, degrade performance of LDPC codes if the standard BP (Belief Propagation) decoding is used. Therefore current researches have focused on removing cycles of length 4 for designing good performance LDPC codes. We found that a large number of cycles of length 4 improve performance of LDPC codes if a modified BP decoding is used. We present the modified BP decoding algorithm for LDPC codes with a large number of short cycles. We show that the modified BP decoding performance of LDPC codes with a large number of short cycles is better than the standard BP decoding performance of LDPC codes designed by avoiding short cycles.

LDPC Generation and Decoding concatenated to Viterbi Decoder based on Sytematic Convolutional Encoder (길쌈부호기를 이용한 LDPC 패리티검사 행렬생성 및 비터비 복호 연계 LDPC 복호기)

  • Lee, Jongsu;Hwang, Eunhan;Song, Sangseob
    • Smart Media Journal
    • /
    • v.2 no.2
    • /
    • pp.39-43
    • /
    • 2013
  • In this paper, we suggest a new technique for WPC parity-check matrix (H-matrix) generation and a corresponding decoding process. The key idea is to construct WPC H-matrix by using a convolutional encoder. It is easy to have many different coderates from a mother code with convolutional codes. However, it is difficult to have many different coderates with LDPC codes. Constructing LDPC Hmatrix based on a convolutional code can easily bring the advantage of convolutional codes to have different coderates. Moreover, both LDPC and convolutional decoding algorithms can be applied altogether in the decoding part. This process prevents the performance degradation of short-length WPC code.

  • PDF

Minimum Distance Search Algorithms of LDPC Codes and RA Codes (LDPC 부호와 RA 부호의 최소 거리 검색 알고리즘)

  • Chung Kyu-Hyuk
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.3A
    • /
    • pp.207-213
    • /
    • 2006
  • In this paper, we reduce the computational complexity to find the minimum distance of RA codes by searching only valid codewords using repetition part. Since LDPC codes have repetition part like RA codes, we also apply this algorithm for computing the minimum distance of LDPC codes. The minimum distance dominates the code performance at high signal-to-noise ratios(SNRs) and in turn allows an estimate of the error floor. The proposed algorithm computes the minimum distance without any constraint on code structures. The minimum distances of LDPC codes and RA codes with large interleavers of practical importance are computed and used to obtain the error floor, which is compared with the performance of the iterative decoding.

Efficient design of LDPC code Using circulant matrix and eIRA code (순환 행렬과 eIRA 부호를 이용한 효율적인 LDPC 부호화기 설계)

  • Bae Seul-Ki;Kim Joon-Sung;Song Hong-Yeop
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.2C
    • /
    • pp.123-129
    • /
    • 2006
  • In this paper, we concentrate on reducing the complexity for efficient encoder. We design structural LDPC code using circulant matrix and permutation matrix and eIRA code. It is possible to design low complex encoder by using shift register and differential encoder and interleaver than general LDPC encoder that use matrix multiplication operation. The code designed by this structure shows similar performance as random code. And the proposed codes can considerably reduce a number of XOR gates.

Structured LDPC Codes for Mobile Multimedia Communication Systems (이동 멀티미디어 통신 시스템을 위한 구조적인 저밀도패리티검사 부호)

  • Yu, Seog-Kun;Joo, Eon-Kyeong
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.48 no.2
    • /
    • pp.35-39
    • /
    • 2011
  • Error correcting codes with easy variability in code rate and codeword length in addition to powerful error correcting capability are required for present and future mobile multimedia communication systems. And low complexity is also needed for the compact mobile terminals. In general, the irregular random LDPC(low-density parity-check) code is known to have the superior performance among various LDPC codes. But it has inefficiency since the various parity check matrices for various services should be stored for encoding and decoding. The structured LDPC codes which can easily provide various rates and lengths are studied recently. Therefore, the flexibility, memory size, and error performance of various structured LDPC codes are compared and analyzed in this paper. And the most appropriate structured LDPC code is also suggested.

Performance Analysis of Non Binary LDPC Codes over GF(q) (QAM 변조방식과 결합된 비이진 LDPC 부호의 성능 비교)

  • Kwon, Kyung-Hoon;Im, Hyunho;Heo, Jun
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2010.11a
    • /
    • pp.282-284
    • /
    • 2010
  • 1962년 Gallager에 의해서 처음 제안된 LDPC 부호는 터보부호(turbo codes)와 마찬가지로 Shannon의 채널용량 한계(channel capacity limit)에 가까운 성능을 보였지만 당시 기술력으로 구현이 불가능한 복잡도로 인해 오랫동안 잊혀져왔다. 1995년 Mackay 와 Neal은 이를 재발견하였고 간단한 확률적 복호법을 이용하여 LDPC 부호의 성능이 매우 우수함을 보였다. 또한 1997년 Mackay는 q>2일 때 LDPC 부호를 GF(q)상에서 구성할 경우에 성능이 더 좋아짐을 보였다. 본 논문에서는 이진 bit로 구성된 같은 길이의 정보 비트(information bit)를 통해 16-QAM 변조를 사용했을시 Binary LDPC 부호와 Non Binary LDPC 부호의 성능을 비교 분석하고, 최적의 성능을 가지는 LDPC 부호의 설계에 대해 제안한다.

  • PDF

Generalization of Tanner′s Minimum Distance Bounds for LDPC Codes (LDPC 부호 적용을 위한 Tanner의 최소 거리 바운드의 일반화)

  • Shin Min Ho;Kim Joon Sung;Song Hong Yeop
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.29 no.10C
    • /
    • pp.1363-1369
    • /
    • 2004
  • LDPC(Low Density Parity Check) codes are described by bipartite graphs with bit nodes and parity-check nodes. Tanner derived minimum distance bounds of the regular LDPC code in terms of the eigenvalues of the associated adjacency matrix. In this paper we generalize the Tanner's results. We derive minimum distance bounds applicable to both regular and blockwise-irregular LDPC codes. The first bound considers the relation between bit nodes in a minimum-weight codeword, and the second one considers the connectivity between parity nodes adjacent to a minimum-weight codeword. The derived bounds make it possible to describe the distance property of the code in terms of the eigenvalues of the associated matrix.

LDPC Code Design and Performance Analysis for Distributed Video Coding System (분산 동영상 부호화 시스템을 위한 LDPC 부호 설계 및 성능 평가)

  • Noh, Hyeun-Woo;Lee, Chang-Woo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.37 no.1A
    • /
    • pp.34-42
    • /
    • 2012
  • Low density parity check (LDPC) code is widely used, since it shows superior performance close to Shannon limit and its decoding complexity is lower than turbo code. Recently, it is used as a channel code to decode Wyner-Ziv frames in distributed video coding (DVC) system. In this paper, we propose an efficient method to design the parity check matrix H of LDPC codes. In order to apply LDPC code to DVC system, the LDPC code should have rate compatibility. Thus, we also propose a method to merge check nodes of LDPC code to attain the rate compatibility. LDPC code is designed using ACE algorithm and check nodes are merged for a given code rate to maximize the error correction capability. The performance of the designed LDPC code is analyzed extensively by computer simulations.

LDPC Coding for image data and FPGA Implementation of LDPC Decoder (영상 정보의 LDPC 부호화 및 복호기의 FPGA구현)

  • Jang, Eun-Young
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.12 no.4
    • /
    • pp.569-574
    • /
    • 2017
  • In order to transmit information in a channel environment in which noise exists, a coding technique of information is required. One of the coding techniques used for error detection and correction close to the Shannon limit is Low Density Parity Code(LDPC). LDPC and decoding characteristic features by Sum-product algorithm are matched for the performance to Turbo Code, RA(Repeat Accumulate) code, in case of very long code length of LDPC surpass their performance. This paper explains LDPC coding scheme of image data and decoding scheme, implements LDPC decoder in FPGA.