• ETRI Journal
• /
• v.34 no.4
• /
• pp.633-636
• /
• 2012

A dynamic analysis of an amorphous silicon (a-Si) thin film transistor liquid crystal display (TFT-LCD) pixel is presented using new a-Si TFT and liquid crystal (LC) capacitance models for a Simulation Program with Integrated Circuit Emphasis (SPICE) simulator. This dynamic analysis will be useful when predicting the performance of LCDs. The a-Si TFT model is developed to accurately estimate a-Si TFT characteristics of a bias-dependent gate to source and gate to drain capacitance. Moreover, the LC capacitance model is developed using a simplified diode circuit model. It is possible to accurately predict TFT-LCD characteristics such as flicker phenomena when implementing the proposed simulation model.

• Journal of IKEEE
• /
• v.11 no.3
• /
• pp.122-128
• /
• 2007

Sinusoidal voltage-controlled oscillators (VCOs) based on Colpitts and Hartley oscillators are presented. They consist of a LC parallel-tuned circuit connected in a negative-feedback loop with an OTA-R amplifier and two diode limiters, where the inductor is simulated one realized with temperature-stable linear operational transconductance amplifiers (OTAs) and a grounded capacitor. Prototype VCOs are built with discrete components. The Colpitts VCO exhibits less than 1% nonlinearity in its current-to-frequency transfer characteristic from 4.2 to 21.7 MHz and ${\pm}$95 ppm/$^{\circ}C$ temperature drift of frequency over 0 to $70^{\circ}C$. The total harmonic distortion (THD) is as low as 2.92% with a peak-to-peak amplitude of 0.7 V for a frequency-tuning range of 10.8-32 MHz. The Hartley VCO has the temperature drift and THD of two times higher than those of the Colpitts VCO.

• Journal of Power Electronics
• /
• v.2 no.3
• /
• pp.189-198
• /
• 2002

New concept of energy recovery for plasma display panel (PDP) Is proposed. Different from conventional LC resonant sustaining drivers, the current built up before inverting the polarity of the panel electrodes is utilized to change the panel Polarity together with energy Previously charged in Panel capacitance. This operation Provides zero -voltage-switching of switches and reduction of EMI by rejecting the surge current when the sustain switches are turned on. The build-up current helps to reduce transition time of panel polarity and may produce more stable light waveforms. This method shows a desirable characteristic that the circuit loss is similar to that of series resonant type energy recovery circuit which is very effective method.

• Proceedings of the KIEE Conference
• /
• 2000.07b
• /
• pp.795-797
• /
• 2000

The analysis model of voltage-sag compensator is achieved in synchronous rotating coordinates. Inverter's LC filter and DC-link capacitor is designed in order to reduce THD of output voltages and LC filter's size And the circuit parameters of voltage-sag compensator is presented for 3-phase Customer.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.6 no.7
• /
• pp.1055-1061
• /
• 2002

This paper deals with a design and fabrication of an electronic ballast for 70[W] ceramic discharge metal halide lamps. The proposed ballast is composed of a rectifier, an active power factor correction circuit (PFC), a half-bridge inverter, a LC resonant circuit and a microprocessor. The developed ballast also includes a specially designed time circuit which provides reignition signal of lamps. Running frequency of the ballast is .jet at 40[kHz] to avoid acoustic-resonance and flickering. From the experimental results, input power factor and efficiency of the ballast are estimated 99.8[%] and 93.1[%], respectively.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2002.11a
• /
• pp.435-439
• /
• 2002

This paper describes a design and fabrication of an electronic ballast for 70[W] ceramic discharge metal halide lamps. The proposed ballast is composed of a rectifier, an active power factor correction circuit (PFC), a half-bridge inverter, a LC resonant circuit and a microprocessor. The developed ballast also includes a specially designed time circuit which provides reignition of lamps. Running frequency of the ballast is set at 40[kHz] to avoid acoustic-resonance and flickering. From the experimental results, input power factor and efficiency of the ballast are estimated 99.8[%] and 93.1[%)] respectively.

• Journal of Magnetics
• /
• v.12 no.1
• /
• pp.35-39
• /
• 2007

A highly sensitive magnetic sensor using the Giant MagnetoImpedance effect has been developed. The sensor performance is studied and estimated. The sensor circuitry consists of a square wave generator (driving source), a sensing element in a form of composite wire of a 25 $\mu$m copper core electrodeposited with a thin layer of soft magnetic material ($Ni_{80}Fe_{20}$), and two amplifier stages for improving the gain, switching mechanism, scaler circuit, an AC power source driving the permeability of the magnetic coating layer of the sensing element into a dynamic state, and a signal pickup LC circuit formed by a pickup coil and an capacitor. Experimental studies on sensor have been carried out to investigate the key parameters in relation to the sensor sensitivity and resolution. The results showed that for high sensitivity and resolution, the frequency and magnitude of the ac driving current through the sensing element each has an optimum value, the resonance frequency of the signal pickup LC circuit should be equal to or twice as the driving frequency on the sensing element, and the anisotropy of the magnetic coating layer of the sensing wire element should be longitudinal.

• Proceedings of the KIEE Conference
• /
• 1993.07b
• /
• pp.731-735
• /
• 1993

When induction motor is driven with a load commutated inverter, the output part of the inverter must be capacitive. But, in order to be a good load commutation at the low speed range, very large capacitor or force commutated circuit must be used regarding the capacity of motor. This paper proposed the force commutated circuit for driving the motor in case of the installation of capacitor which can be capable of load commutation at the rating speed. The force commutated circuit is operated by the LC resonant circuit, auxiliary source and SCR, and also composed of the commutation circuit which control the interval of the inverse voltage across the inverter.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.4
• /
• pp.36-42
• /
• 2008

40Gb/s CMOS Clock and Data Recovery circuit design for optical serial link is proposed. The circuit generates 8 multiphase clock using LC tank PLL and controls the phase between the clock and the data using the $2{\times}$ oversampling Bang-Bang PD. 40Gb/s input data is 1:4 demultiplexed and recovered to 4 channel 10Gb/s outputs. The design was progressed to separate the analog power and the digital power. The area of the chip is $2.8{\times}2.4mm^2$ for the inductors and the power dissipation is about 200mW. The chip has been fabricated using 0.18um CMOS process. The measured results show that the chip recovers the data up to 9.5Gb/s per channel(Equivalent to serial input rate of up to 38Gb/s).

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.8 no.7
• /
• pp.1429-1435
• /
• 2004

In this work, high performance broadband amplifier MMIC including all the matching and biasing components, and electrostatic discharge (ESD) protection circuit was developed for K/Ka band applications. Therefore, external biasing or matching components were not required for the operation of the MMIC. STO (SrTiO3) capacitors were employed to integrate the DC biasing components on the MMIC, and miniaturized LC parallel ESD protection circuit was integrated on MMIC, which increased ESD breakdown voltage from 10 to 300 V. A pre-matching technique and RC parallel circuit were used for the broadband design of the amplifier MMIC. The amplifier MMIC exhibited good RF performances and good stability in a wide frequency range. The chip size of the MMICs was $1.7{\pm}0.8$ mm2.