• Proceedings of the Korean Society of Broadcast Engineers Conference
• /
• 2011.11a
• /
• pp.200-203
• /
• 2011

In order to convert interlaced video into progressive scanning format, this paper proposed a high performance de-interlacing algorithm based on region adaptive interpolation filter design. Specifically, usage of the 6-tap filter is only for the most complex region, but for the smooth and regular edge region, much more correlated filter such as 2-tap or 4-tap filter should be used instead. According to the experimental results, the proposed algorithm has achieved noticeably good performance.

• Proceedings of the IEEK Conference
• /
• 2002.06d
• /
• pp.9-12
• /
• 2002

In this Paper, we propose an efficient de-interlacing algorithm using temporal and spatial domain information. In the proposed scheme, motion estimation is performed same parity fields, i.e., if current field is even field, reference fields are previous even field and forward even field. And then motion vector refinement is performed to improve the accuracy of motion vectors. In the interpolating step, we use median filter to reduce the interpolation error caused by incorrect motion vector. Simulations conducted for various video sequences have shown the efficiency of the proposed interpolator with significant improvement over previous methods in terms of both PSNR and perceived image quality.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.31A no.3
• /
• pp.39-46
• /
• 1994

CMOS LCD driving circuits using poly-Si TFT have been designed and basic blocks including test patterns have been fabricated. Column driver drives the pixels by block because polu-Si TFT can not operate at the speed of video signal. Row driver has mode selection circuit which can select a mode between interlacing mode and non-interlacing mode. Experimental results show shift register can operate at 1MHz colck frequency with 4pF load.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.32 no.3C
• /
• pp.278-286
• /
• 2007

In this paper, an efficient algorithm is proposed for the interpolation of interlaced images. First of all, by efficiently estimating the directional spatial correlations of neighboring pixels, increased interpolation accuracy can be achieved. And then using the gradient vector which was obtained by Sobel operation, enables to consider the fine directional edges and make it possible to estimate the accurate direction of edges. In other words, it is possible to interpolate the interlaced images with considering the characteristics of images. In addition, by altering the conventional edge detector for the purpose of a easy De-interlacing and multiplying the optimal translation coefficients to each of the gradient vectors, an efficient interpolation for images can be achieved. Comparing with the conventional De-interlacing algorithms, proposed algorithm not only reduced the complexity but also estimated the accurate edge direction and the proposed scheme have been clearly verified that it enhances the objective and subjective image quality by the extensive simulations for various images.

• Journal of the Institute of Electronics Engineers of Korea SP
• /
• v.41 no.5
• /
• pp.87-97
• /
• 2004

In this paper, we propose an algorithm for interlaced-to-progressive conversion by the weighted summation of the information collected from spatial do-interlacing method, in which the weighted edge based line average is applied, and the temporal method in which the motion compensation is employed by using hi-directional BMA (block matching algorithm). We employed time-recursive and motion adaptive processing as motion detection is involved. Also, a median filter is used to deal with limitation of the linear summation in which only an intermediate of values being involved is determined. The main goal of the approach is to overcome the shortcomings of each of the do-interlacing techniques without significant increment of the computational complexity, and the proposed method is apt to implement in hardware for real-time processing.

• Journal of IKEEE
• /
• v.7 no.2 s.13
• /
• pp.197-209
• /
• 2003

A current TV out format is quite different from that of HDTV or PC monitor in encoding techniques. In other words, a conventional analog TV uses interlaced display while HDTV or PC monitor uses Non-interlaced / Progressive-scanned display. In order to encode image signals coming from devices that takes interlaced display format for progressive scanned display, a hardware logic in which scanning and interpolation algorithms are implemented is necessary. The ELA(Edge-Based Line Average) algorithm have been widely used because it provided good characteristics. In this study, the ADI(Adaptive De-interlacing Interpolation) algorithm using to improve the ELA algorithm which shows low quality in vertical edge detections and low efficiency of horizontal edge lines. With the De-interlacing ASIC chip that converts the interlaced Digital YUV to De-interlaced Digital RGB is designed. The VHDL is used for chip design.

• The Journal of the Convergence on Culture Technology
• /
• v.6 no.1
• /
• pp.449-454
• /
• 2020

We propose an improved de-interlacing method that converts the interlaced images into the progressive images by one field. In the first, Inter-pixel values are calculated by applying Newton's forward difference, backward difference interpolation from upper and lower 5 pixel values. Using inter-pixel values obtained from upper and lower 5 pixel values, it makes more accurate a direction estimate by applying the correlation between upper and lower pixel. If an edge direction is determined from the correlation, a missing pixel value is calculated into the average of upper and lower pixel obtained from predicted direction of edge. From simulation results, it is shown that the proposed method improves subjective image quality at edge region and objective image quality at 0.2~0.3dB as quantitative calculation result of PSNR, compared to previous various de-interlacing methods.

• Textile Coloration and Finishing
• /
• v.20 no.3
• /
• pp.1-7
• /
• 2008

Three kinds of 135D/108F ITY were produced from raw yam 85D/72F + SDY 50D/36F with. interlacing pressure $1.5kg/cm^2$, $2.5kg/cm^2$, $3.5kg/cm^2$ respectively. 72 kinds of sized yams were manufactured from three ITYs by altering sizing speed, sizing temperature and sizing tension. The mechanical characteristics of 72 kinds of plain fabrics which were woven using the sized yam as a warp were analyzed after scouring. The initial modulus of scoured fabric responded sensitively to the sizing speed in high tension. The WT of scoured fabric recorded the. highest1n the conditions of sizing tension 30g, and air pressure $2.5kg/cm^2$ in interlacing treatment. When sizing temperature was high, the WT value appeared low, but when sizing speed was high, the WT value was much affected by air pressure in interlacing raw yam. The MIU value of fabric according to sizing tension variations increased up to sizing tension 40g, but decreased above it. The bulk density decreased up to sizing tension 30-40g, but increased above it. In addition, the bulk density decreased as sizing temperature increased.

• Journal of Intelligence and Information Systems
• /
• v.12 no.1
• /
• pp.33-41
• /
• 2006

This paper presents a method that automatically recognizes products into model type, which it flows with the conveyor belt. The specific interlaced image are occurred by moving image when we use the NTSC based camera. It is impossible to process interlaced images, so a suitable post-processing is required. For the purpose of this processing, after it remove interlaced images using de-interlacing method, it leads rectangle region of object by thresholding. And then, after rectangle region is separated into several blocks through edge detection, we calculate pixel numbers per each block, re-classify using its average, and classify products into model type. Through experiments, we know that the proposed method represent high classification ratio.

• Journal of IKEEE
• /
• v.2 no.2 s.3
• /
• pp.225-232
• /
• 1998

Currently NTSC, PAL, and SECOM are widely used for TV broadcasting systems. In Korea, NTSC has been used to reduce transmission bandwidth and broadband flickers using the Interlaced scanning method. Image data in the Interlaced scanning method require De-interlacing compensation for PC-based multimedia applications. The existing compensation algorithms such as ZOI, FOI, and ELA provieds simple computations and effective image compensation while the PSNR is low and horizontal and vertical edges are hardly detected. In this paper, the ADI(Adaptive De-Interlacing) algorithm that can increase PSNR and detect horizontal and vertical edges is proposed and a hardware system is implemented using three ACTEL 1020B FPGA chips. The system consists of the algorithm part implemented using two FPGAs and the memory control part implemented using rest one. Also the system operation is investigated for real time processing.