• Title/Summary/Keyword: Interconnection Architecture

Search Result 114, Processing Time 0.021 seconds

Performance Management Tool for SPAX (SPAX를 위한 성능 관리 툴)

  • Kim, Do-Hyeong;Park, Chang-Sun;Jeon, Jin-Ok
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.5 no.5
    • /
    • pp.639-650
    • /
    • 1999
  • Generally, a performance management consists of the iterative process of performance monitoring, performance analysis, and performance tuning. In this paper, we describe the design and implementation of performance monitor and performance tuner which can be used on the top of SPAX, also known as TICOM IV. SPAX has a hierarchical structure. All nodes, each of which has a local memory, are connected to the interconnection network and constructed to form clusters. Therefore, it is necessary to develop a new performance monitor reflecting the underlying hierarchical structure of SPAX, to implement performance monitoring more effectively. Implemented performance monitor can monitor the state of nodes, clusters, and total system of SPAX at realtime. And, implemented performance tuner can change the value of variables related to the performance of SPAX. System manager can perform an effective performance management by using the proposed performance management tools.

Design and Implementation of a Multi-level Simulation Environment for WSN: Interoperation between an FPGA-based Sensor Node and a NS3 (FPGA 기반 센서 노드와 NS3 연동을 통한 다층 무선 센서 네트워크 모의 환경 설계 및 구현)

  • Seok, Moon Gi;Kim, Tag Gon;Park, Daejin
    • Journal of the Korea Society for Simulation
    • /
    • v.25 no.4
    • /
    • pp.43-52
    • /
    • 2016
  • Wireless sensor network (WSN) technology has been implemented using commercial off-the-shelf microcontrollers (MCUs), In this paper, we propose a simulation environment to realize the physical evaluation of FPGA-based node by considering vertically cross-layered WSN in terms of physical node device and network interconnection perspective. The proposed simulation framework emulates the physical FPGA-based sensor nodes to interoperate with the NS3 through the runtime infrastructure (RTI). For the emulation and interoperation of FPGA-based nodes, we extend a vendor-providing FPGA design tool from the host computer and a script to execute the interoperation procedures. The standalone NS-3 is also revised to perform interoperation through the RTI. To resolve the different time-advance mechanisms between the FPGA emulation and event-driven NS3 simulation, the pre-simulation technique is applied to the proposed environment. The proposed environment is applied to IEEE 802.15.4-based low-rate, wireless personal area network communication.

Design of Serendipity Service Based on Near Field Communication Technology (NFC 기반 세렌디피티 시스템 설계)

  • Lee, Kyoung-Jun;Hong, Sung-Woo
    • Journal of Intelligence and Information Systems
    • /
    • v.17 no.4
    • /
    • pp.293-304
    • /
    • 2011
  • The world of ubiquitous computing is one in which we will be surrounded by an ever-richer set of networked devices and services. Especially, mobile phone now becomes one of the key issues in ubiquitous computing environments. Mobile phones have been infecting our normal lives more thoroughly, and are the fastest technology in human history that has been adapted to people. In Korea, the number of mobile phones registered to the telecom company, is more than the population of the country. Last year, the numbers of mobile phone sold are many times more than the number of personal computer sold. The new advanced technology of mobile phone is now becoming the most concern on every field of technologies. The mix of wireless communication technology (wifi) and mobile phone (smart phone) has made a new world of ubiquitous computing and people can always access to the network anywhere, in high speed, and easily. In such a world, people cannot expect to have available to us specific applications that allow them to accomplish every conceivable combination of information that they might wish. They are willing to have information they want at easy way, and fast way, compared to the world we had before, where we had to have a desktop, cable connection, limited application, and limited speed to achieve what they want. Instead, now people can believe that many of their interactions will be through highly generic tools that allow end-user discovery, configuration, interconnection, and control of the devices around them. Serendipity is an application of the architecture that will help people to solve a concern of achieving their information. The word 'serendipity', introduced to scientific fields in eighteenth century, is the meaning of making new discoveries by accidents and sagacity. By combining to the field of ubiquitous computing and smart phone, it will change the way of achieving the information. Serendipity may enable professional practitioners to function more effectively in the unpredictable, dynamic environment that informs the reality of information seeking. This paper designs the Serendipity Service based on NFC (Near Field Communication) technology. When users of NFC smart phone get information and services by touching the NFC tags, serendipity service will be core services which will give an unexpected but valuable finding. This paper proposes the architecture, scenario and the interface of serendipity service using tag touch data, serendipity cases, serendipity rule base and user profile.

A Study on the Parallel Routing in Hybrid Optical Networks-on-Chip (하이브리드 광학 네트워크-온-칩에서 병렬 라우팅에 관한 연구)

  • Seo, Jung-Tack;Hwang, Yong-Joong;Han, Tae-Hee
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.8
    • /
    • pp.25-32
    • /
    • 2011
  • Networks-on-chip (NoC) is emerging as a key technology to overcome severe bus traffics in ever-increasing complexity of the Multiprocessor systems-on-chip (MPSoC); however traditional electrical interconnection based NoC architecture would be faced with technical limits of bandwidth and power consumptions in the near future. In order to cope with these problems, a hybrid optical NoC architecture which use both electrical interconnects and optical interconnects together, has been widely investigated. In the hybrid optical NoCs, wormhole switching and simple deterministic X-Y routing are used for the electrical interconnections which is responsible for the setup of routing path and optical router to transmit optical data through optical interconnects. Optical NoC uses circuit switching method to send payload data by preset paths and routers. However, conventional hybrid optical NoC has a drawback that concurrent transmissions are not allowed. Therefore, performance improvement is limited. In this paper, we propose a new routing algorithm that uses circuit switching and adaptive algorithm for the electrical interconnections to transmit data using multiple paths simultaneously. We also propose an efficient method to prevent livelock problems. Experimental results show up to 60% throughput improvement compared to a hybrid optical NoC and 65% power reduction compared to an electrical NoC.

Low-Cost Elliptic Curve Cryptography Processor Based On Multi-Segment Multiplication (멀티 세그먼트 곱셈 기반 저비용 타원곡선 암호 프로세서)

  • LEE Dong-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.8 s.338
    • /
    • pp.15-26
    • /
    • 2005
  • In this paper, we propose an efficient $GF(2^m)$ multi-segment multiplier architecture and study its application to elliptic curve cryptography processors. The multi-segment based ECC datapath has a very small combinational multiplier to compute partial products, most of its internal data buses are word-sized, and it has only a single m bit multiplexer and a single m bit register. Hence, the resource requirements of the proposed ECC datapath can be minimized as the segment number increases and word-size is decreased. Hence, as compared to the ECC processor based on digit-serial multiplication, the proposed ECC datapath is more efficient in resource usage. The resource requirement of ECC Processor implementation depends not only on the number of basic hardware components but also on the complexity of interconnection among them. To show the realistic area efficiency of proposed ECC processors, we implemented both the ECC processors based on the proposed multi-segment multiplication and digit serial multiplication and compared their FPGA resource usages. The experimental results show that the Proposed multi-segment multiplication method allows to implement ECC coprocessors, requiring about half of FPGA resources as compared to digit serial multiplication.

A LDPC Decoder for DVB-S2 Standard Supporting Multiple Code Rates (DVB-S2 기반에서 다양한 부호화 율을 지원하는 LCPC 복호기)

  • Ryu, Hye-Jin;Lee, Jong-Yeol
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.2
    • /
    • pp.118-124
    • /
    • 2008
  • For forward error correction, DVB-S2, which is the digital video broadcasting forward error coding and modulation standard for satellite television, uses a system based the concatenation of BCH with LDPC inner coding. In DVB-S2 the LDPC codes are defined for 11 different code rates, which means that a DVB-S2 LDPC decoder should support multiple code rates. Seven of the 11 code rates, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9, and 9/10, are regular and the rest four code rates, 1/4, 1/3, 2/5, and 1/2, are irregular. In this paper we propose a flexible decoder for the regular LDPC codes. We combined the partially parallel decoding architecture that has the advantages in the chip size, the memory efficiency, and the processing rate with Benes network to implement a DVB-S2 LDPC decoder that can support multiple code rates with a block size of 64,800 and can configure the interconnection between the variable nodes and the check nodes according to the parity-check matrix. The proposed decoder runs correctly at the frequency of 200MHz enabling 193.2Mbps decoding throughput. The area of the proposed decoder is $16.261m^2$ and the power dissipation is 198mW at a power supply voltage of 1.5V.

An Improvement of Implementation Method for Multi-Layer AHB BusMatrix (ML-AHB 버스 매트릭스 구현 방법의 개선)

  • Hwang Soo-Yun;Jhang Kyoung-Sun
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.32 no.11_12
    • /
    • pp.629-638
    • /
    • 2005
  • In the System on a Chip design, the on chip bus is one of the critical factors that decides the overall system performance. Especially, in the case or reusing the IPs such as processors, DSPs and multimedia IPs that requires higher bandwidth, the bandwidth problems of on chip bus are getting more serious. Recently ARM proposes the Multi-Layer AHB BusMatrix that is a highly efficient on chip bus to solve the bandwidth problems. The Multi-Layer AHB BusMatrix allows parallel access paths between multiple masters and slaves in a system. This is achieved by using a more complex interconnection matrix and gives the benefit of increased overall bus bandwidth, and a more flexible system architecture. However, there is one clock cycle delay for each master in existing Multi-Layer AHB BusMatrix whenever the master starts new transactions or changes the slave layers because of the Input Stage and arbitration logic realized with Moore type. In this paper, we improved the existing Multi-Layer AHB BusMatrix architecture to solve the one clock cycle delay problems and to reduce the area overhead of the Input Stage. With the elimination of the Input Stage and some restrictions on the arbitration scheme, we tan take away the one clock cycle delay and reduce the area overhead. Experimental results show that the end time of total bus transaction and the average latency time of improved Multi-Layer AHB BusMatrix are improved by $20\%\;and\;24\%$ respectively. in ease of executing a number of transactions by 4-beat incrementing burst type. Besides the total area and the clock period are reduced by $22\%\;and\;29\%$ respectively, compared with existing Multi-layer AHB BusMatrix.

Design and Performance Evaluation of a 3-Dimensional Nonblocking Copy Network for Multicast ATM Switches (ATM 멀티캐스트 스위치를 위한 3차원 논블럭킹 복사망의 설계 및 성능평가)

  • 신재구;손유익
    • Journal of KIISE:Information Networking
    • /
    • v.29 no.6
    • /
    • pp.696-705
    • /
    • 2002
  • This paper presents a new copy network for multicast ATM switches. Many studies have been carried out up to date since the proposition of Lee's copy network. However, the overflows and cell conflicts within the switch have still been raised a problem in argument. In order to reduce those problems, we proposed a 3-dimensional multicast switching architecture which has shared buffers in this paper. The proposed architecture can reduce the overflows and cell conflicts through multiple paths and output ports even in the high load environments. Also, we proposed a cell splitting algorithm which handles the cell in the case of large fan-out, and a copy network to increase throughput by expanding the Lee's Broadcast Banyan Network(BBN). Cell copy uses the Boolean interval splitting algorithm and the multicast pattern of the cells according to the self-routing characteristics of the network. In the proposed copy network, we improve the problems such as overflow, cell splitting of large fanout, cell conflicts, etc., which were still existed in the Lee's network. The results of performance evaluation by computer simulation show that the proposed scheme has better throughput, cell loss rate and cell delay than the conventional method.

Landuse oriented Water Balance Analysis Method by the Hydrological Model BAGLUVA based on Soil and Vegetation (토양-식생기반의 수문모델 BAGLUVA를 적용한 토지이용별 물수지 분석 방법론)

  • Kwon, Kyung Ho
    • Journal of the Korean Institute of Landscape Architecture
    • /
    • v.43 no.4
    • /
    • pp.98-111
    • /
    • 2015
  • Urban environmental problems such as flooding, depletion of ground water, pollution of urban streams and the heat island effect caused by urban development and climate change can be mitigated by the improvement of the urban water cycle. For the effective planning of water cycle management it is necessary to establish aerial Hydrotope Maps, with which we can estimate the status and change of the water allowance for any site. The structure of the German water balance model BAGLUVA, which is based on soil and vegetation, was analyzed and the input data and boundary condition of the model was compared with Korean data and research results. The BAGLUVA Model consists of 5 Input categories (climate, land use, topography, soil hydrology and irrigation). The structure and interconnection of these categories are analyzed and new concepts and implementation methods of topographic factor, maximum evapotranspiration ratio, effective rooting depth and Bagrov n parameter was compared and analyzed. The relation of real evapotranspiration ($ET_a$)-maximum evapotranspiration ($ET_{max}$) - precipitation (P) was via Bagrov n factor represented. The aerial and land use oriented Hydrotope Map can help us to investigate the water balance of small catchment areas and to set goals for volume of rainwater management and LID facilities effectively in the city. Further, this map is a useful tool for implementing water resource management within landscape and urban planning.

A Study on the Planning Methods of Community Greenway in Nam-Gu, Incheon (인천광역시 남구 커뮤니티형 그린웨이 조성방안 연구)

  • Park, Suk-Hyeon;Han, Bong-Ho;Choi, Jin-Woo;Choi, Tae-Young
    • Journal of the Korean Institute of Landscape Architecture
    • /
    • v.43 no.1
    • /
    • pp.16-28
    • /
    • 2015
  • This study is suggested to enlarge the green area and to connect and improve the present green areas by deriving the lines of community greenway using living areas and community spaces close to the life of residence in Nam-gu. The purpose of this paper is to suggest the method of establishing greenway for the formation of community in which the residence can grow the community spirit and love their living space much more. Land-use status, green coverage ratio, and impermeability paving ratio are investigated. The community facilities are classified. The highest is educational facility, which is 7.7%, the green facility is 1.9% and the total area of community facilities which is 21.4%. The total area of Nam-gu is divided into 31 zones in total according to the administrative districts, the mail roads and reserved land of railroad and urban development. The total 20 lines of community greenway lines are chosen and the total length of lines is 18.2km. Finally, the characteristics of community greenway lines are analysed, the characteristics of community greenway lines are overall estimated according to the land-use, the street environment and the community facility. The classification system of community greenway is established on the basis on the function and purpose of greenway, the present status of land-use and the type of community facility. Based on the field investigation, the 6 greenway types are suggested considering the interconnection. The method of establishment of community greenway is suggested according to the principle of function and purpose, the principle of land-use and the principle of use of the facilities. Furthermore, the planting methods suitable to each greenway type are suggested in the building planting case of wall planting, roof planting, veranda planting, etc., and in the complex planting of parks, schools, roads, parking lots and other small areas.