• 제목/요약/키워드: In/Out Binary

Search Result 446, Processing Time 0.029 seconds

COMTROL SIGNAL DISTRIBUTION WITH OPTICAL FIBER

  • Wu, Yuying;Ikeda, Hiroaki;Fukuma, Kohshi;Yoshida, Hirofumi;Tsuchiya, Etsuo;Shinohara, Shigenobu;Nishimura, Ken-ichi
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1991.10b
    • /
    • pp.1801-1804
    • /
    • 1991
  • Described is a new type of control signal transmission system in which an optical fiber is used in place of metal wire cables. This optical transmission system is reliable against EMI and also eliminates the frequency band limitation on the metal wire cables. Since the Z80 CPU is used to distribute the instructions, many tasks can be carried out very easily, and many errors can be avoided. Although an experiment was carried out for 4 bit binary data, the number of bits can be increased to 6 or more without any degradation in reliability. Thus, a variety of applications can be expected to be actualized with this control signal transmission system.

  • PDF

All-optical Read Only Memory Employing SOAs

  • Jung, Young-Jin;Park, Nam-Kyoo;Jhon, Young-Min;Lee, Seok
    • Journal of the Optical Society of Korea
    • /
    • v.12 no.1
    • /
    • pp.52-56
    • /
    • 2008
  • An all-optical read only memory utilizing cross gain modulation in semiconductor optical amplifiers (SOAs) has been demonstrated for the first time to our knowledge. In our demonstration, an all-optical 2-to-4 line decoder constructed with SOAs has been employed for the construction of this all-optical read only memory. Storing four characters in an American standard code for information interchange (ASCII) format has been successfully carried out. Each character consisting of seven binary bits could be read out at a rate of 10 Giga characters per second.

A Study on Determinants of Use and Satisfaction of Reverse Mortgage Considering Socioeconomic Characteristics of the Elderly (고령층의 사회경제적 특성을 고려한 주택연금 이용 및 만족도 결정요인 분석)

  • Lee, Jae Song;Choi, Yeol
    • KSCE Journal of Civil and Environmental Engineering Research
    • /
    • v.37 no.2
    • /
    • pp.437-444
    • /
    • 2017
  • The purpose of this study is to analyze the factors affecting the reverse mortgage utilization and satisfaction of the elderly. Based on the survey data of the reverse mortgage demand in 2016, we carried out empirical analysis using the binary logit model and the ordered logit model. First of all, as a result of the empirical analysis using the binary logit model, the determinants of using the reverse mortgage were age, region, assets, household member, children with financial help, and education level. As a result of the empirical analysis using the ordered logit model, the determinants of the satisfaction level of the reverse mortgage were estimated to be age, gender, and region. Based on the results of the empirical analysis, it is necessary to find a way to increase the participation rate of the reverse mortgage and to improve the satisfaction of the user.

A 3 V 12b 100 MS/s CMOS DAC for High-Speed Communication System Applications (고속통신 시스템 응용을 위한 3 V 12b 100 MS/s CMOS D/A 변환기)

  • 배현희;이명진;신은석;이승훈;김영록
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.40 no.9
    • /
    • pp.685-691
    • /
    • 2003
  • This work describes a 3 V 12b 100 MS/s CMOS digital-to-analog converter (DAC) for high-speed communication system applications. The proposed DAC is composed of a unit current-cell matrix for 8 MSBs and a binary-weighted array for 4 LSBs, considering linearity, power consumption, chip area, and glitch energy. The low-glitch switch driving circuit is employed to improve the linearity and the dynamic performance. Current sources of the DAC are laid out separately from the current-cell switch matrix core. The prototype DAC is implemented in a 0.35 urn n-well single-poly quad-metal CMOS technology. The measured DNL and INL of the prototype DAC are within $\pm$0.75 LSB and $\pm$1.73 LSB, respectively, and the spurious-free dynamic range (SFDR) is 64 dB at 100 MS/s with a 10 MHz input sinewave. The DAC dissipates 91 mW at 3 V and occupies the active die area of 2.2 mm ${\times}$ 2.0 mm.

Implementation of a Face Authentication Embedded System Using High-dimensional Local Binary Pattern Descriptor and Joint Bayesian Algorithm (고차원 국부이진패턴과 결합베이시안 알고리즘을 이용한 얼굴인증 임베디드 시스템 구현)

  • Kim, Dongju;Lee, Seungik;Kang, Seog Geun
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.21 no.9
    • /
    • pp.1674-1680
    • /
    • 2017
  • In this paper, an embedded system for face authentication, which exploits high-dimensional local binary pattern (LBP) descriptor and joint Bayesian algorithm, is proposed. We also present a feasible embedded system for the proposed algorithm implemented with a Raspberry Pi 3 model B. Computer simulation for performance evaluation of the presented face authentication algorithm is carried out using a face database of 500 persons. The face data of a person consist of 2 images, one for training and the other for test. As performance measures, we exploit score distribution and face authentication time with respect to the dimensions of principal component analysis (PCA). As a result, it is confirmed that an embedded system having a good face authentication performance can be implemented with a relatively low cost under an optimized embedded environment.

An Improved Area Edge Detection for Real-time Image Processing (실시간 영상 처리를 위한 향상된 영역 경계 검출)

  • Kim, Seung-Hee;Nam, Si-Byung;Lim, Hae-Jin
    • Journal of the Korea Society of Computer and Information
    • /
    • v.14 no.1
    • /
    • pp.99-106
    • /
    • 2009
  • Though edge detection, an important stage that significantly affecting the performance of image recognition, has been given numerous researches on its execution methods, it still remains as difficult problem and it is one of the components for image recognition applications while it is not the only way to identify an object or track a specific area. This paper, unlike gradient operator using edge detection method, found out edge pixel by referring to 2 neighboring pixels information in binary image and comparing them with pre-defined 4 edge pixels pattern, and detected binary image edge by determining the direction of the next edge detection exploring pixel and proposed method to detect binary image edge by repeating step of edge detection to detect another area edge. When recognizing image, if edge is detected with the use of gradient operator, thinning process, the stage next to edge detection, can be omitted, and with the edge detection algorithm executing time reduced compared with existing area edge tracing method, the entire image recognizing time can be reduced by applying real-time image recognizing system.

A Comparative Study on the Characteristics of Binary Oxidized Carbon Nanofluids Based DI Water and Ethanol (물-에탄올 기반 이성분 산화탄소나노유체의 특성 비교 연구)

  • Park, Sung-Seek;Kim, Nam-Jin
    • Journal of the Korean Solar Energy Society
    • /
    • v.32 no.6
    • /
    • pp.85-92
    • /
    • 2012
  • A nanofluid is a fluid containing suspended solid particles, with sizes on the order of nanometers. Normally, nanofluids have higher thermal conductivitiest han their base fluids. Therefore, we measured the thermal conductivity and viscosity of oxidized carbon nanofluids based the mixture of distilled water and ethanol (ethanol concentration is 0.2) oxidized carbon nanofluids were made by ultrasonic dispersing oxidized multi-walled carbon nanotubes in the mixture of distilled water and ethanol at the rates of 0.001~ 0.1 vol%. The thermal conductivity and viscosity of oxidized carbon nanofluids were measured by using transient hot-wire method and rotational digital viscometer, respectively. And all of experiments were carried out at the same temperature conditions($10^{\circ}C$, $25^{\circ}C$ and $70^{\circ}C$). As a result, when volume fraction of nanofluids is 0.1 vol%, thermal conductivity was improved 13.6% ($10^{\circ}C$), 15.1% ($25^{\circ}C$), and 17.0% ($70^{\circ}C$), and its viscosity was increased by 36.0% ($10^{\circ}C$), 32.9% ($25^{\circ}C$) and 19.5% ($70^{\circ}C$) than the base fluids.

A Real-time Detection Method for the Driving Direction Points of a Low Speed Processor (저 사양 프로세서를 위한 실시간 주행 방향점 검출 기법)

  • Hong, Yeonggi;Park, Jungkil;Lee, Sungmin;Park, Jaebyung
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.20 no.9
    • /
    • pp.950-956
    • /
    • 2014
  • In this paper, the real-time detection method of a DDP (Driving Direction Point) is proposed for an unmanned vehicle to safely follow the center of the road. Since the DDP is defined as a center point between two lanes, the lane is first detected using a web camera. For robust detection of the lane, the binary thresholding and the labeling methods are applied to the color camera image as image preprocessing. From the preprocessed image, the lane is detected, taking the intrinsic characteristics of the lane such as width into consideration. If both lanes are detected, the DDP can be directly obtained from the preprocessed image. However, if one lane is detected, the DDP is obtained from the inverse perspective image to guarantee reliability. To verify the proposed method, several experiments to detect the DDPs are carried out using a 4 wheeled vehicle ERP-42 with a web camera.

A 3 V 12b 100 MS/s CMOS D/A Converter for High-Speed Communication Systems

  • Kim, Min-Jung;Bae, Hyuen-Hee;Yoon, Jin-Sik;Lee, Seung-Hoon
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.3 no.4
    • /
    • pp.211-216
    • /
    • 2003
  • This work describes a 3 V 12b 100 MS/s CMOS digital-to-analog converter (DAC) for high-speed communication system applications. The proposed DAC is composed of a unit current-cell matrix for 8 MSBs and a binary-weighted array for 4 LSBs, trading-off linearity, power consumption, chip area, and glitch energy with this process. The low-glitch switch driving circuits are employed to improve linearity and dynamic performance. Current sources of the DAC are laid out separately from the current-cell switch matrix core block to reduce transient noise coupling. The prototype DAC is implemented in a 0.35 um n-well single-poly quad-metal CMOS technology and the measured DNL and INL are within ${\pm}0.75$ LSB and ${\pm}1.73$ LSB at 12b, respectively. The spurious-free dynamic range (SFDR) is 64 dB at 100 MS/s with a 10 MHz input sinewave. The DAC dissipates 91 mW at 3 V and occupies the active die area of $2.2{\;}mm{\;}{\times}{\;}2.0{\;}mm$

Comparison of Bias Correction Methods for the Rare Event Logistic Regression (희귀 사건 로지스틱 회귀분석을 위한 편의 수정 방법 비교 연구)

  • Kim, Hyungwoo;Ko, Taeseok;Park, No-Wook;Lee, Woojoo
    • The Korean Journal of Applied Statistics
    • /
    • v.27 no.2
    • /
    • pp.277-290
    • /
    • 2014
  • We analyzed binary landslide data from the Boeun area with logistic regression. Since the number of landslide occurrences is only 9 out of 5000 observations, this can be regarded as a rare event data. The main issue of logistic regression with the rare event data is a serious bias problem in regression coefficient estimates. Two bias correction methods were proposed before and we quantitatively compared them via simulation. Firth (1993)'s approach outperformed and provided the most stable results for analyzing the rare-event binary data.