• 제목/요약/키워드: Image Comparator

검색결과 30건 처리시간 0.026초

Simulation of High-Speed and Low-Power CMOS Binary Image Sensor Based on Gate/Body-Tied PMOSFET-Type Photodetector Using Double-Tail Comparator

  • Kwen, Hyeunwoo;Kim, Sang-Hwan;Lee, Jimin;Choi, Pyung;Shin, Jang-Kyoo
    • 센서학회지
    • /
    • 제29권2호
    • /
    • pp.82-88
    • /
    • 2020
  • In this paper, we propose a complementary metal-oxide semiconductor (CMOS) binary image sensor with a gate/body-tied (GBT) p-channel metal-oxide-semiconductor field-effect transistor (PMOSFET)-type photodetector using a double-tail comparator for high-speed and low-power operations. The GBT photodetector is based on a PMOSFET tied with a floating gate (n+ polysilicon) and a body that amplifies the photocurrent generated by incident light. A double-tail comparator compares an input signal with a reference voltage and returns the output signal as either 0 or 1. The signal processing speed and power consumption of a double-tail comparator are superior over those of conventional comparator. Further, the use of a double-sampling circuit reduces the standard deviation of the output voltages. Therefore, the proposed CMOS binary image sensor using a double-tail comparator might have advantages, such as low power consumption and high signal processing speed. The proposed CMOS binary image sensor is designed and simulated using the standard 0.18 ㎛ CMOS process.

CMOS Binary Image Sensor Using Double-Tail Comparator with High-Speed and Low-Power Consumption

  • Kwen, Hyeunwoo;Jang, Junyoung;Choi, Pyung;Shin, Jang-Kyoo
    • 센서학회지
    • /
    • 제30권2호
    • /
    • pp.82-87
    • /
    • 2021
  • In this paper, we propose a high-speed, low-power complementary metal-oxide semiconductor (CMOS) binary image sensor featuring a gate/body-tied (GBT) p-channel metal-oxide-semiconductor field-effect transistor (PMOSFET)-type photodetector based on a double-tail comparator. The GBT photodetector forms a structure in which the floating gate (n+ polysilicon) and body of the PMOSFET are tied, and amplifies the photocurrent generated by incident light. The double-tail comparator compares the output signal of a pixel against a reference voltage and returns a binary signal, and it exhibits improved power consumption and processing speed compared with those of a conventional two-stage comparator. The proposed sensor has the advantages of a high signal processing speed and low power consumption. The proposed CMOS binary image sensor was designed and fabricated using a standard 0.18 ㎛ CMOS process.

Dual CDS를 수행하는 CMOS 단일 슬로프 ADC를 위한 개선된 잡음 및 지연시간을 가지는 비교기 설계 (Design of a Comparator with Improved Noise and Delay for a CMOS Single-Slope ADC with Dual CDS Scheme)

  • 장헌빈;천지민
    • 한국정보전자통신기술학회논문지
    • /
    • 제16권6호
    • /
    • pp.465-471
    • /
    • 2023
  • 본 논문은 CMOS Image Sensor(CIS)에 사용되는 single-slope ADC(SS-ADC)의 노이즈와 출력의 지연을 개선한 비교기 구조를 제안한다. 노이즈와 출력의 지연 특성을 개선하기 위해 비교기의 첫 번째 단의 출력 노드와 두 번째 단의 출력 노드 사이에 커패시터를 삽입하여 miller effect를 이용한 비교기 구조를 설계하였다. 제안하는 비교기 구조는 작은 capacitor를 이용하여 노이즈와 출력의 지연 및 layout 면적을 개선하였다. Single slop ADC에서 사용되는 CDS 카운터는 T-filp flop과 bitwise inversion 회로를 사용하여 설계하였고 전력 소모와 속도가 개선되었다. 또한 single slop ADC는 analog correlated double sampling(CDS)와 digital CDS를 함께 동작하는 dual CDS를 수행한다. Dual CDS를 수행함으로써 fixed pattern noise(FPN), reset noise, ADC error를 줄여 이미지 품질이 향상된다. 제안하는 comparator 구조가 사용된 single-slope ADC는 0.18㎛ CMOS 공정으로 설계되었다.

CMOS Binary Image Sensor with Gate/Body-Tied PMOSFET-Type Photodetector for Low-Power and Low-Noise Operation

  • Lee, Junwoo;Choi, Byoung-Soo;Seong, Donghyun;Lee, Jewon;Kim, Sang-Hwan;Lee, Jimin;Shin, Jang-Kyoo;Choi, Pyung
    • 센서학회지
    • /
    • 제27권6호
    • /
    • pp.362-367
    • /
    • 2018
  • A complementary metal oxide semiconductor (CMOS) binary image sensor is proposed for low-power and low-noise operation. The proposed binary image sensor has the advantages of reduced power consumption and fixed pattern noise (FPN). A gate/body-tied (GBT) p-channel metal-oxide-semiconductor field-effect transistor (PMOSFET)-type photodetector is used as the proposed CMOS binary image sensor. The GBT PMOSFET-type photodetector has a floating gate that amplifies the photocurrent generated by incident light. Therefore, the sensitivity of the GBT PMOSFET-type photodetector is higher than that of other photodetectors. The proposed CMOS binary image sensor consists of a pixel array with $394(H){\times}250(V)$ pixels, scanners, bias circuits, and column parallel readout circuits for binary image processing. The proposed CMOS binary image sensor was analyzed by simulation. Using the dynamic comparator, a power consumption reduction of approximately 99.7% was achieved, and this performance was verified by the simulation by comparing the results with those of a two-stage comparator. Also, it was confirmed using simulation that the FPN of the proposed CMOS binary image sensor was successfully reduced by use of the double sampling process.

CMOS Image Sensor with Dual-Sensitivity Photodiodes and Switching Circuitfor Wide Dynamic Range Operation

  • Lee, Jimin;Choi, Byoung-Soo;Bae, Myunghan;Kim, Sang-Hwan;Oh, Chang-Woo;Shin, Jang-Kyoo
    • 센서학회지
    • /
    • 제26권4호
    • /
    • pp.223-227
    • /
    • 2017
  • Conventional CMOS image sensors (CISs) have a trade-off relationship between dynamic range and sensitivity. In addition, their sensitivity is determined by the photodiode capacitance. In this paper, CISs that consist of dual-sensitivity photodiodes in a unit pixel are proposed for achieving wide dynamic ranges. In the proposed CIS, signal charges are generated in the dual photodiodes during integration, and these generated signal charges are accumulated in the floating-diffusion node. The signal charges generated in the high-sensitivity photodiodes are transferred to the input of the comparator through an additional source follower, and the signal voltages converted by the source follower are compared with a reference voltage in the comparator. The output voltage of the comparator determines which photodiode is selected. Therefore, the proposed CIS composed of dual-sensitivity photodiodes extends the dynamic range according to the intensity of light. A $94{\times}150$ pixel array image sensor was designed using a conventional $0.18{\mu}m$ CMOS process and its performance was simulated.

Design of Connectivity Test Circuit for a Direct Printing Image Drum

  • Jung, Seung-Min
    • Journal of information and communication convergence engineering
    • /
    • 제6권1호
    • /
    • pp.43-46
    • /
    • 2008
  • This paper proposes an advanced test circuit for detecting the connectivity between a drum ring of laser printer and PCB. The detection circuit of charge sharing is proposed, which minimizes the influences of internal parasitic capacitances. The test circuit is composed of precharge circuit, analog comparator, level shifter. Its functional operation is verified using $0.6{\mu}m$ 3.3V/40V CMOS process parameter by HSPICE. Access time is100ns. Layout of the drum contact test circuit is $465{\mu}m\;{\times}\;117{\mu}m$.

Bump 회로와 인접픽셀 기반의 이미지 신호 Edge Detector (Image Edge Detector Based on a Bump Circuit and the Neighbor Pixels)

  • 오광석;이상진;조경록
    • 전자공학회논문지
    • /
    • 제50권7호
    • /
    • pp.149-156
    • /
    • 2013
  • 본 논문에서는 bump 회로를 이용한 하드웨어 기반의 윤곽선 검출 회로를 제안한다. 하나의 픽셀은 빛을 전기적인 신호로 변환하는 active pixel sensor (APS)와 주변 픽셀의 밝기 차이를 비교하는 bump회로로 구성된다. 제안하는 회로는 $64{\times}64$의 이미지를 대상으로하며, 각 열(column)마다 비교기를 공유한다. 비교기는 외부에서 인가되는 기준전압을 통해 최종적으로 대상픽셀의 윤곽선 여부를 판별한다. 또한 기존의 4개 혹은 그 이상의 픽셀 데이터를 비교하는 윤곽선 검출 알고리즘을 상대적으로 간소화하여 대상픽셀을 포함하여 3개의 픽셀만으로 윤곽선 검출을 가능토록 제안하였다. 따라서 하나의 픽셀에 비교적 적은 수의 트랜지스터로 구성하였다. 따라서 제한적인 픽셀 크기에서 fill factor를 충분히 확보함으로써 수용 가능한 조도의 범위를 확장하였고, 기준전압을 외부에서 입력 받기 때문에 윤곽선 레벨을 조절 할 수 있다. Bump 회로기반의 윤곽선 검출 회로는 0.18um CMOS 공정에서 설계되었으며, 1.8V의 공급전압에서 픽셀 당 0.9uW의 전력 소모율, 34%의 fill factor을 갖는다. 이는 기존회로대비 전력 소모율을 90% 개선하였고, 기존 회로에 비하여 면적은 약 18.7%, fill factor는 약 16%를 더 확보하였다.

CMOS binary image sensor with high-sensitivity metal-oxide semiconductor field-effect transistor-type photodetector for high-speed imaging

  • Jang, Juneyoung;Heo, Wonbin;Kong, Jaesung;Kim, Young-Mo;Shin, Jang-Kyoo
    • 센서학회지
    • /
    • 제30권5호
    • /
    • pp.295-299
    • /
    • 2021
  • In this study, we present a complementary metal-oxide-semiconductor (CMOS) binary image sensor. It can shoot an object rotating at a high-speed by using a gate/body-tied (GBT) p-channel metal-oxide-semiconductor field-effect transistor (PMOSFET)-type photodetector. The GBT PMOSFET-type photodetector amplifies the photocurrent generated by light. Therefore, it is more sensitive than a standard N+/P-substrate photodetector. A binary operation is installed in a GBT PMOSFET-type photodetector with high-sensitivity characteristics, and the high-speed operation is verified by the output image. The binary operations circuit comprise a comparator and memory of 1- bit. Thus, the binary CMOS image sensor does not require an additional analog-to-digital converter. The binary CMOS image sensor is manufactured using a standard CMOS process, and its high- speed operation is verified experimentally.

아날로그 상관기와 인접픽셀 기반의 영상 윤곽선 검출기 (Image Edge Detector Based on Analog Correlator and Neighbor Pixels)

  • 이상진;오광석;남민호;조경록
    • 한국콘텐츠학회논문지
    • /
    • 제13권10호
    • /
    • pp.54-61
    • /
    • 2013
  • 본 논문에서는 하드웨어 기반의 영상 신호 윤곽선 검출을 위한 하드웨어기반의 알고리즘으로 CMOS 이미지 센서의 인접픽셀과 아날로그 상관기로 구성되는 윤곽선 검출기를 제안한다. 제안하는 이미지 윤곽 검출기는 각 열(column)마다 비교기를 공유하고, 비교기는 기준전압과 비교를 통해 대상 픽셀의 윤곽선 여부를 판별한다. 이미지 센서와 직접적으로 연결된 윤곽선 검출 회로는 기존의 연구와 비교하여 면적은 4배, 그리고 전력소모는 20 % 감소하는 결과를 보였다. 또한 외부에서 기준전압을 제어할 수 있어, 윤곽선 검출의 민감도를 조절하기에 유용한 장점을 가진다. 0.18 ${\mu}m$ CMOS 공정에서 제작된 칩은 34%의 fill factor를 가지며, 픽셀 당 0.9 ${\mu}W$의 전력소모를 가진다.

A Study of a High Performance Capacitive Sensing Scheme Using a Floating-Gate MOS Transistor

  • Jung, Seung-Min
    • Journal of information and communication convergence engineering
    • /
    • 제10권2호
    • /
    • pp.194-199
    • /
    • 2012
  • This paper proposes a novel scheme of a gray scale fingerprint image for a high-accuracy capacitive sensor chip. The conventional grayscale image scheme uses a digital-to-analog converter (DAC) of a large-scale layout or charge-pump circuit with high power consumption and complexity by a global clock signal. A modified capacitive detection circuit for the charge sharing scheme is proposed, which uses a down literal circuit (DLC) with a floating-gate metal-oxide semiconductor transistor (FGMOS) based on a neuron model. The detection circuit is designed and simulated in a 3.3 V, 0.35 ${\mu}m$ standard CMOS process. Because the proposed circuit does not need a comparator and peripheral circuits, the pixel layout size can be reduced and the image resolution can be improved.