• Publications of The Korean Astronomical Society
• /
• v.20 no.1 s.24
• /
• pp.125-134
• /
• 2005

In this paper, we propose a small-scale Gigabit VLBI observing system for the Korean VLBI Network (KVN) under construction. The system consists of high-speed sampler, IP-VLBI board, PC-VSI board, and software correlator. Radio signal received by receiver is sampled by high-speed sample. at 1 Gsps (Gigabit sample per second) rate with 2 bits quantization. The digitized signal is recorded in PC and the software correlator does the cross correlation. IP-VLBI board will be used for the geodesy VLBI observation, while PC-VSI board is for the astronomical VLBI observation. The PC-VSI board adopts the VSI-H (VLBI Standard Interface Hardware). The proposed system is based on commercial PCs and therefore can be built inexpensively.

• Journal of the Institute of Convergence Signal Processing
• /
• v.13 no.4
• /
• pp.211-219
• /
• 2012

In this paper, we described the software development for verifying the integrity of output data of TCP/IP for VLBI Correlation Subsystem (VCS) correlation block and proposed the performance improvement method in order to prevent the data loss of correlation output. The VCS correlation results are saved at the Data Archive system through TCP/IP packet transmission. In this paper, the integrity verification software is developed so as to confirm the integrity of correlation result saved at the data archive system using TCP/IP packet information of VCS. The 3-step integrity verification process is proposed by using the developed software, its effectiveness was confirmed in consequence of correlation experiments. In addition, TCP/IP packet transmission must be completed within minimum integration period. However, there is not only TCP/IP packet loss occurred but also the problem of correlation result integrity affected in account of a large quantity of packets and data during short integration time. In this paper, the reason of TCP/IP packet loss is analyzed and the modified methods for FPGA(Field Programmable Gate Array) of VCS are proposed, the integrity problem of correlation results will be solved.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.14 no.6
• /
• pp.1109-1120
• /
• 2019

In the field of VLBI, If the quality of the connected network between the VLBI station and the correlation center is ensured, the existing inefficiency of repeatedly storing the observation data in each station and the correlation center can be overcome. In other words, the data center can be unified with the correlation center where data analysis is performed, which can improve data processing speed and productivity. In this paper, we design a massive VLBI data system that directly transmits and stores the observation data stream obtained from the VLBI station to the correlation center via the high - speed network KREONET. Based on this system, VLBI test observations confirmed that the observation data was stored perfectly in the recording system of the correlation center without a single packet loss.

• The Bulletin of The Korean Astronomical Society
• /
• v.35 no.1
• /
• pp.45.2-45.2
• /
• 2010

한국천문연구원은 한국우주전파관측망(Korean VLBI Network, KVN)에서 시험 운영 중인 한일공동VLBI상관기(Korea-Japan VLBI Correlator, KJJVC)의 핵심인 VLBI상관 서브시스템(VLBI Correlation Subsystem, VCS)을 제어하기 위해 CCS(Correlation Control Software)를 개발하였다. CCS는 명령어의 문법 검사를 하고, VCS와 TCP/IP 소켓으로 통신하여 명령어와 응답(reply)을 주고받으며, VCS의 실시간 요청에 대응하여 입력 지연 파라미터(delay parameter)를 자동으로 전달하는 소프트웨어이다. CCS는 사용자의 명령어를 local UNX FIFO를 통하여, 명령줄(Command Line)로 전달받고, 이러한 명령어들의 조합을 쉘 스크립트로 묶는 형태로 구성 되어있다. 그러나, 이렇게 명령어의 조합을 직접 편집하여 구성할 때, 입력할 명령어나 지연 파라미터의 구성이 복잡해지면, 스크립트에 필요한 명령이 문법에 맞지 않게 사용되거나, 일부 명령어가 누락될 수 있는 위험이 있다. 이러한 오류를 차단하고 작업 효율을 높이기 위하여, 상관 처리의 전체 운용 및 제어를 통합적으로 할 수 있는 사용자 인터페이스가 필요하다. 이를 위하여 KJJVC의 운용 및 제어를 위한 GUI를 설계하고 제작하였다. 개발된 GUI는 Python 언어를 기반으로 하는 wxPython 패키지를 사용하였으며, 사용자(Operator)가 명령어 문법이나 순서를 확인할 필요 없이, 관측 정보와 관측국 정보, 기록 매체 정보만 가지고 손쉽게 명령어의 조합을 생성해 주며, 시스템 초기화와 각종 정보의 입력이 직관적으로 이루어질 수 있도록 해 준다. 본 연구에서는 개발된 GUI의 설계 및 개발 과정과 시험운영에 대해 소개한다.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.15 no.6
• /
• pp.1045-1054
• /
• 2020

In this paper, we designed a TCP/IP based ring buffer system that can stably transfer bulk data streams in the unstable network environments. In the scheme we proposed, The observation data stream generated and output by each radio observatory's backend system as a UDP frame is stored as a UDP packet in a large capacity ring buffer via a socket buffer in the client system. Thereafter, for stable transmission to the remote destination, the packets are processed in TCP and transmitted to the socket buffer of server system in the correlation center, which packets are stored in a large capacity ring buffer if there is no problem with the packets. In case of errors such as loss, duplication, and out of order delivery, the packets are retransmitted through TCP flow control, and we guaranteed that the reliability of data arriving at the correlation center. When congestion avoidance occurs due to network performance instability, we also suggest that performance degradation can be minimized by applying parallel streams.

• Publications of The Korean Astronomical Society
• /
• v.29 no.3
• /
• pp.45-52
• /
• 2014

This paper describes the development of algorithm for direct data transmission between Raw VLBI Data Buffer (RVDB) and Huge Capacity Data Server (HCDS) operated in Korea-Japan Correlation Center (KJCC). The transmitted data is the VLBI observation data, which is recorded at each radio telescope site, and the data transmitting rate is varying from 1 Gbps, in usual case, upto 8 Gbps. The developed algorithm for data transmission enables the direct data transmission between RVDB and HCDS through 10 Gbps optical network using VLBI Data Interchange Format (VDIF). Proposed method adopts the conventional UDP/IP protocol, but in order to prevent the loss of data during data transmission, the packet error monitoring and data re-transmission functions are newly designed. The VDIF specification and VDIFCP (VDIF Control Protocol) are used for the direct data transmission between RVDB and HCDS. To validate the developed algorithm for data transmission, we conducted the data transmission from RVDB to HCDS, and compared to the transmitted data with the original data bit by bit. We confirmed that the transmitted data is identical to the original data without any loss and it has been recovered well even if there were some packet losses.

• Journal of the Institute of Convergence Signal Processing
• /
• v.9 no.1
• /
• pp.62-74
• /
• 2008

In this paper, we would like to propose the design of symmetric digital filter core in order to use in the radio astronomy. The function of FIR filter core would be designed by VHDL code required at the Data Acquisition System (DAS) of Korean VLBI Network (KVN) based on the FPGA chip of Vertex-4 SX55 model of Xilinx company. The designed digital filter has the symmetric structure to increase the effectiveness of system by sharing the digital filter coefficient. The SFFU(Symmetric FIR Filter Unit) use the parallel processing method to perform the data processing efficiently by using the constrained system clock. In this paper, therefore, for the effective design of SFFU, the Unified Synthesis software ISE Foundation and Core Generator which has excellent GUI environment were used to overall IP core synthesis and experiments. Through the synthesis results of digital filter core, we verified the resource usage is less than 40% such as Slice LUT and achieved the maximum operation frequency is more than 260MHz. We also confirmed the SFFU would be well operated without error according to the SFFU simulation result using the Modelsim 6.1a of Mentor Graphics Company. To verify the function of SFFU, we carried out the additional simulation experiments using the pseudo signal to the Matlab software. From the comparison experimental results of simulation and the designed digital FIR filter, we confirmed the FIR filter was well performed with filter's basic function. So we verified the effectiveness of the designed FIR digital filter with symmetric structure using FPGA and VHDL.