• Proceedings of the KSME Conference
• /
• 2000.04a
• /
• pp.426-432
• /
• 2000

The hydraulic loading system real-time simulator using a PC and I/O interface board is developed to simulate the dynamic characteristics of hydraulic loading system in real time. The simulator receives the digital on-off control signals generated by the operator through the D/I channels, updates the state and output variables of the hydraulic loading system responding to the input signals and draw the moving pictuters of the lift cylinder, lift arm and loading box on the PC monitor in real time. Also, the operator can observe the displacement and pressure of cylinder, the rotatinal angle, reaction force, and safety factors of lift arm representing the operation of hydraulic loading system through the PC monitor in real time. The real-time simulator can be a very useful tool to design industrial dynamic systems and feel the goodness of the system operation since the operator can observe the moving pictures of the operating system in real time as he operates the real time simulator.

• Journal of Industrial Technology
• /
• v.21 no.A
• /
• pp.97-103
• /
• 2001

This paper presents the development of the I/O Interface for the real time parallel data communication between controller of a six-axis industrial robot(CRS-A460) and an external computer. The proposed I/O Interface consists of the hardware I/O interface and the software that is downloaded to the robot controller and executed by the controller operating system. The constitution of the digital I/O Port for CRS-A460 robot controller and the digital I/O board for IBM-PC are presented as well as the Process Control Program of the robot controller. The developed protocol for the parallel data communication is described. The data communication is tested, and the performance is analysed. In particular, it is shown that the real-time constraint of the robot controller process is satisfied.

• Proceedings of the KSME Conference
• /
• 2007.05a
• /
• pp.951-956
• /
• 2007

This paper suggests a high-speed control method which is suitable for multi-joint robots using a real-time stand-alone controller for general-purpose. The fast processing controller consists of a PCI Interface Board and 2-axe PWM drivers. The PCI Interface Board consists of 32-channel PWM output ports, 32-channel Encoder Counters, 32-channel A/D Converters and 48-channel Digital I/O ports, and all the I/O data transmissions are completed within 1ms. And The 2-axe PWM driver can be redesigned easily in order to embed in each link. Experimental implementations show that the high-speed control method can be used for the real-time control which is essential to controlling of multi-body robots such as humanoid robots. Especially, it is efficient for realizing the model-based motion control in demand of much calculation time by the high I/O communication speed.

• Journal of IKEEE
• /
• v.23 no.3
• /
• pp.1092-1095
• /
• 2019

In this paper, we propose the development of an embedded board for construction of smart factory. The proposed embedded board for construction of smart factory consists of main module, ADC module, I/O module. Main module is a main calculating device which includes communication pard that allows interface with external device with using industrial protocol and is ported operating system makes board operating into. ADC module takes part in transferring digital signal has converted from electrical signal to the main module from the external sensor which is installed on the field. I/O module is an input and output module which transfers to the main module about a status, alarm, command signal of field device and it has a function that blocks external noises from field device with isolation circuit into it. In order to evaluate the performance of the proposed embedded board for construction of smart factory, it has been tested by an authorized testing institute. As a result, quantity of interacting protocol was 5, speed of hardware clock synchronization was under 10us and operating time of battery without source power was over 8 hours. It produced the same result as the world's highest level.

• The KIPS Transactions:PartD
• /
• v.11D no.2
• /
• pp.453-460
• /
• 2004

In this thesis, remote conveyor control and monitoring system is designed and Implemented for shoes production process based on Lego prototyping mechanism by using the I/O interface control board for the ISA Interface control board. A conveyor server for real time profess control is implemented based on RTLinux(Real-Time Linux) so that users deride priority of work. And device driver is implemented bated on the RTLinux. Through this system, real-time Client/server monitoring environments Is implemented and tested. And the JMF(Java Media Framework) based monitoring system was implemented and the total processing status war monitored.

• 제어로봇시스템학회:학술대회논문집
• /
• 2003.10a
• /
• pp.1684-1688
• /
• 2003

In this paper, position and speed control algorithm of LSM (Linear Stepping Motor) using general-purpose PCI I/O board is discussed. The main purpose of this paper is to show that LSM controller can be established on the non real time operating system such as Microsoft Win2000 under the assumption that thread priority strategy is well designed. We can guarantee sampling interval less than 5msec based on the Pentium III microprocessor. Therefore this kind of LSM controller development environment makes shorten the prior research period needed to verify the validness of the proposed control strategy. We also introduce the tool of the real-time windows target system of matlab, which also makes shorten the prior research period. The main focus of this paper is on developing general purpose NT device driver which can drive the general purpose PCI board and applying it for implementing the hardware interface for 2- axis linear stepping motor control. From the experimental results show that the developed LSM controller guarantee 2 micrometer resolution in position control with 10cm/sec moving speed

• Journal of Broadcast Engineering
• /
• v.23 no.5
• /
• pp.606-613
• /
• 2018

This study is concerned with implementing an external memory expansion device for large-scale image processing. It consists of an external memory adapter card with a PCI(Peripheral Component Interconnect) Express Gen3 x8 interface mounted on a graphics workstation for image processing and an external memory board with external DDR(Dual Data Rate) memory. The connection between the memory adapter card and the external memory board is made through the optical interface. In order to access the external memory, both Programmable I/O and DMA(Direct Memory Access) methods can be used to efficiently transmit and receive image data. We implemented the result of this study using the boards equipped with Altera Stratix V FPGA(Field Programmable Gate Array) and 40G optical transceiver and the test result shows 1.6GB/s bandwidth performance.. It can handle one channel of 4K UHD(Ultra High Density) image. We will continue our study in the future for showing bandwidth of 3GB/s or more.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.25 no.2
• /
• pp.259-266
• /
• 2021

USB bus not only works with convenience but also transmits data fast and becomes a standard peripheral interface between FPGA development board and personal computer. In this paper FPGA verification system with slave FIFO interface for Cypress FX3 USB 3 bridge chip was implemented. The designed slave FIFO interface consists of host interface module based on FIFO structure, master bus controller and command decoder and supports streaming communication interface for FX3 bridge chip and memory-mapped input and output interface for user design circuit. The ZestSC3 board with Cypress FX3 USB 3 bridge chip and Xilinx Artix FPGA(XC7A35T-1C5G3241) was used to implement FPGA verification system. It was verified that the FPGA verification system for user design circuit operated correctly under various clock frequencies using GUI software developed by visual C# and C++ DLL. The designed slave FIFO interface for FPGA verification system has modular structure and can be applicable to the different user designs with memory-mapped I/O interface.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.8 no.8
• /
• pp.1654-1660
• /
• 2004

In this paper, we describes the design and implementation of LonWorks communication module for distributed intelligent control using LonWorks technology of Echelon. LonWorks communication module can be divided hardware and firmware. First, hardwares is divided into microcontroller attaching sensors and LonWorks components for working together control network and data network. Hardwares are consisted of neuron chip, microcontroller, transceiver, LONCard. Second, operating firmware is realized with neuron C using NodeBulider 3.0 development tool. Produced and implemented LonWorks communication module is pretested using LTM-10A, Gizmo 4 I/O board, parallel I/O Interface. For field test, microcontroller module part is tested by HyperTerminal, communication procedure in data network is certified by transmitting and receiving short message using LonMaker for Windows tool. Herewith, LON technology is based on network communication technique using LonWorks.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.43 no.1 s.343
• /
• pp.121-126
• /
• 2006

This paper report on the design and implementation of a 9.6kbps DSSS CDMA modem for a medium speed wireless link. The proposed modem provides a general purpose I/O interface with a microprocessor. The I/O interface consists of 8-bit data bus, chip enable, read/write, and interrupt pins. In transmit block, the 8-bit data delivered from the I/O interface buffer is converted to 9.6kbps serial data, which are spreaded into 76.8kcps with 8-bit PN code generated inside the modem by direct sequence method. An 8-bit training sequence is preceded in the data frame for data synchronization in receiver. In receiver block the PN code is synchronized from the received data spreaded to 76.8kcps and find the data timing from the 8-bit training sequence. We have used the Early-and-Late integration method. The modem has been implemented and verified using a Xilix FPGA board and has been fabricated as an ASIC CHIP through Hynir $0.25{\mu}m$ CMOS. The multiple accessing method is DSSS CDMA.