• Journal of Power Electronics
• /
• 제9권6호
• /
• pp.854-865
• /
• 2009

Super-lift dc-dc converters are a series of advanced step-up dc-dc topologies that provide high voltage transfer gains by super-lift techniques. This paper presents a developed graphical modelling method for super-lift converters and gives a thorough analysis with a consideration of the effects caused by parasitic parameters and diodes' forward voltage drop. The general guidelines for constructing and deriving graphical models are provided for system analysis. By applying it to examples, the proposed method shows the advantages of high convenience and feasibility. Both the circuit simulation and experimental results are given to support the theoretical analysis.

• 전기학회논문지
• /
• 제60권12호
• /
• pp.2281-2285
• /
• 2011

An algorithm for extracting SPICE MOS level 2 model parameters for the high voltage MOSFET DC model is proposed. The optimization method for analyzing the nonlinear data of the current-voltage curve using the Gauss-Newton algorithm is proposed and the pre-process step for calculating the threshold voltage and the mobility is proposed. The drain current obtained from the proposed method shows the maximum relative error of 5.6% compared with the drain current of 2-dimensional device simulation for the high voltage MOSFET.

• Journal of Power Electronics
• /
• 제13권1호
• /
• pp.70-76
• /
• 2013

For high power high step-down dc-dc conversion applications, conventional three-level dc-dc converters are subject to extreme duty cycles or increased volume and cost due to the use of transformers. In this paper, a transformerless three-level dc-dc buck converter with a high step-down conversion ratio is proposed. The converter comprises two asymmetrical half bridges, which are of the neutral point clamped structures. Therefore, the output pulse voltage of the converter can be obtained in terms of the voltage difference between the two half bridges. In order to realize harmonious switching of the converter, a modulation strategy with capacitor voltages self balance is presented. According to the deduced output dc voltage function, transformerless operation without extreme duty cycles can be implemented. Experimental results from a 1kW prototype verify the validity of the proposed converter. It is suitable for ship electric power distribution systems.

• 전력전자학회논문지
• /
• 제13권6호
• /
• pp.461-468
• /
• 2008

본 논문에서는 연료전지용 전력변환 장치에서 높은 승압비를 구현하기 위하여 절연형 풀브릿지 컨버터의 고주파 변압기 2차측을 직렬로 연결한 새로운 DC/DC 컨버터와 이에 적합한 가변 위상변위 스위칭 방식을 제안하였다. 제안된 컨버터는 기존 방식에 비해 정류부와 필터부의 일원화가 가능한 구조로 출력레벨의 증가를 위해 컨버터의 수를 증가 하더라도, 수동소자의 수를 대폭 줄일 수 있다. 제안된 직렬 방식의 컨버터의 출력전압은 기존의 일정위상변위 스위칭 방식으로는 극성이 반대로 되는 구간이 발생하므로, 제안된 전력변환기에 적합한 간단한 가변 위상 변위 스위칭 방식을 적용함으로써, 출력전압의 감소문제를 해결하였으며, 시뮬레이션과 실험을 통하여 제안된 방식의 타당성을 검증하였다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2000년도 하계학술대회 논문집 B
• /
• pp.1233-1235
• /
• 2000

A new control method of three phase converter without measuring input phase-voltage and DC-link voltage is proposed. Input phase-voltage of these required voltages is estimated using EKF(Extended Kalman Filter) and DC-link voltage is estimated from the measured line currents and the estimated input phase-voltage. This control method is achieved without PLL(Phase Locked Loop) which senses the angle of input phase-voltage and DC-link voltage sensor. In addition, the proposed method controls high power factor and DC-link voltage utilizing the estimated phase angle. This paper describes the effectiveness of the proposed estimated algorithm through simulations.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2001년도 전력전자학술대회 논문집
• /
• pp.227-230
• /
• 2001

A new control method of three phase converter without measuring input Phase-voltage and DC-link voltage is Proposed. Input Phase-voltage of these required voltages is estimated using EKF(Extended Kalman Filter) and DC-link voltage is estimated from the measured line currents and the estimated input phase-voltage. This control method is achieved without PLL(Phase Locked Loop) which senses the angle of input phase-voltage and DC-link voltage sensor. In additon, the proposed method controls high power factor and DC-link voltage utilizing the estimated phase angle. This paper describes the effectiveness of the proposed estimated algorithm through simulations.

• Journal of Power Electronics
• /
• 제7권4호
• /
• pp.328-335
• /
• 2007

A conventional Single-Stage Power-Factor-Correction (PFC) AC/DC converter has a link capacitor voltage problem under high line input and low load conditions. In this paper, this problem is analyzed by using the voltage conversion ratio of the DC/DC conversion cell. By applying this analysis, a new Single-Stage PFC AC/DC converter with a boost PFC cell integrated with a Voltage-Doubler Rectified Asymmetrical Half-Bridge (VDRAHB) is proposed. The proposed converter features good power factor correction, low current harmonic distortions, tight output regulations and low voltage of the link capacitor. An 85W prototype was implemented to show that it meets harmonic requirements and standards satisfactorily with near unity power factor and high efficiency over universal input.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제48권10호
• /
• pp.544-554
• /
• 1999

Multi-level inverters are now receiving widespread interest form the industrial drives for high power variable speed applications. Especially, for the high power variable speed applications, a diode clamped multi-level inverter has been widely used. However, it has the inherent problem that the voltage of the link capacitors fluctuates. This paper describes a voltage control scheme effectively to suppress the DC-link potential fluctuation for a diode clamped four-level inverter. The current to flow from/into the each link capacitor is analyzed and the operation limit is obtained when a conventional SVPWM is used. To overcome the operation limit, a modified carrier-based SVPWM is proposed. Various simulation and experiment results are presented to verify the proposed voltage control scheme for DC-link voltage balancing.

• 조명전기설비학회논문지
• /
• 제27권10호
• /
• pp.59-68
• /
• 2013

This paper proposes the boost type bidirectional DC/DC converter with high efficiency for electric vehicle using an interleave method. This interleave method can reduce the system size because it reduces the ripple of output voltage and input current with no add to extra filter. Proposed system is consist of two converters and applies to interleaved method through phase shift to each converter. And it implements the high boost through voltage double and series construction of output port. Also, it reduces the price and increases the efficiency as operating the ZCS by leakage inductance of transformer and capacitor of voltage double with not add special reactor. Proposed DC/DC converter using interleave method is proved the validity through the result of PSIM simulation and experiment of 5kW DC/DC converter.

• 전기전자학회논문지
• /
• 제14권3호
• /
• pp.250-255
• /
• 2010

본 논문에서는 DTMOS(Dynamic Threshold voltage MOSFET) 스위칭 소자를 사용한 인터리브 방식의 전원제어 장치(PMIC)를 제안하였다. 휴대기기에 필요한 높은 출력 전압과 낮은 출력 전압을 제공하기 위하여 벅-부스트 컨버터를 사용하였다. 또한, 높은 출력 전류에서 고 전력 효율을 얻기 위하여 PWM(Pulse Width Modulation) 제어 방식을 사용하였다. 낮은 온-저항을 갖는 DTMOS를 사용하여 도통 손실을 감소시켰으며 인터리브 방식을 사용하여 출력 리플을 감소시켰다. 1mA 이하의 대기모드에서도 높은 효율을 구현하기 위하여 LDO를 설계하였다.