• Title/Summary/Keyword: High-level power analysis

Search Result 681, Processing Time 0.033 seconds

Simulation based Comparative Loss Analysis and Output Characteristic for 25MW Class of High Power Multi-level Inverters (25MW급 대용량 멀티레벨 인버터의 시뮬레이션 기반 손실해석과 출력특성 비교 분석)

  • Kim, I-Gim;Park, Chan-Bae;Baek, Jei-Hoon;Kwak, Sang-Shin
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.20 no.4
    • /
    • pp.337-343
    • /
    • 2015
  • The multi-level inverters are highly efficient for high-power and medium-voltage AC driving applications, such as high-speed railway systems and renewable energy resources, because such inverters generate lower total harmonic distortion (THD) and electromagnetic interface (EMI). Lower switching stress occurs on switching devices compared with conventional two-level inverters. Depending on the multi-level inverter topology, the required components and number of switching devices are different, influencing the overall efficiency. Comparative studies of multi-level inverters based on loss analysis and output characteristic are necessary to apply multi-level inverters in high-power AC conversion systems. This paper proposes a theoretical loss analysis method based on piecewise linearization of characteristic curves of power semiconductor devices as well as loss analysis and output performance comparison of five-level neutral-point clamped, flying capacitor inverters, and high-level cascaded H-bridge multi-level inverters.

High-level Power Modeling of Clock Gated Circuits (클럭 게이팅 적용회로의 상위수준 전력 모델링)

  • Kim, Jonggyu;Yi, Joonhwan
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.52 no.10
    • /
    • pp.56-63
    • /
    • 2015
  • Not only performance analysis but also power analysis at early design stages is important in designing a system-on-chip. We propose a power modeling based on clock gating enable signals that enables accurate power analysis at a high-level. Power state is defined as combinations of the values of the clock gating enable signals and we can extract the clock gating enable signals to generate the power model automatically. Experimental results show that the average power accuracy is about 96% and the speed gain of power analysis at the high-level power is about 280 times compared to that at the gate-level.

Retrieval of High-Resolution Grid Type Visibility Data in South Korea Using Inverse Distance Weighting and Kriging

  • Kang, Taeho;Suh, Myoung-Seok
    • Korean Journal of Remote Sensing
    • /
    • v.37 no.1
    • /
    • pp.97-110
    • /
    • 2021
  • Fog can cause large-scale human and economic damages, including traffic systems and agriculture. So, Korea Meteorological Administration is operating about 290 visibility meters to improve the observation level of fog. However, it is still insufficient to detect very localized fog. In this study, high-resolution grid-type visibility data were retrieved from irregularly distributed visibility data across the country. To this end, three objective analysis techniques (Inverse Distance Weighting (IDW), Ordinary Kriging (OK) and Universal Kriging (UK)) were used. To find the best method and parameters, sensitivity test was performed for the effective radius, power parameter and variogram model that affect the level of objective analysis. Also, the effect of data distribution characteristics (level of normality) on the performance level of objective analysis was evaluated. IDW showed a relatively high level of objective analysis in terms of bias, RMSE and correlation, and the performance is inversely proportional to the effective radius and power parameter. However, the two Krigings showed relatively low level of objective analysis, in particular, greatly weakened the variability of the variables, although the level of output was different depending on the variogram model used. As the level of objective analysis is greatly influenced by the distribution characteristics of data, power, and models used, care should be taken when selecting objective analysis techniques and parameters.

High-Efficiency and High-Power-Density 3-Level LLC Resonant Converter (고효율 및 고전력밀도 3-레벨 LLC 공진형 컨버터)

  • Gu, Hyun-Su;Kim, Hyo-Hoon;Han, Sang-Kyoo
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.23 no.3
    • /
    • pp.153-160
    • /
    • 2018
  • Recent trends in high-power-density applications have highlighted the importance of designing power converters with high-frequency operation. However, conventional LLC resonant converters present limitations in terms of high-frequency driving due to switching losses during the turn-off period. Switching losses are caused by the overlap of the voltage and current during this period, and can be decreased by reducing the switch voltage. In turn, the switch voltage can be reduced through a series connection of four switches, and additional circuitry is essential for balancing the voltage of each switch. In this work, a three-level LLC resonant converter that can operate at high frequency is proposed by reducing switch losses and balancing the voltages of all switches with only one capacitor. The voltage-balancing principle of the proposed circuit can be extended to n-level converters, which further reduces the switch voltage stress. As a result, the proposed circuit is applicable to high-input applications. To confirm the validity of the proposed circuit, theoretical analysis and experimental verification results from a 350 W-rated prototype are presented.

Loss Analysis and Comparison of High Power Semiconductor Devices in 5MW PMSG MV Wind Turbine Systems

  • Lee, Kihyun;Suh, Yongsug;Kang, Yongcheol
    • Journal of Power Electronics
    • /
    • v.15 no.5
    • /
    • pp.1380-1391
    • /
    • 2015
  • This paper provides a loss analysis and comparison of high power semiconductor devices in 5MW Permanent Magnet Synchronous Generator (PMSG) Medium Voltage (MV) Wind Turbine Systems (WTSs). High power semiconductor devices of the press-pack type IGCT, module type IGBT, press-pack type IGBT, and press-pack type IEGT of both 4.5kV and 6.5kV are considered in this paper. Benchmarking is performed based on the back-to-back type 3-level Neutral Point Clamped Voltage Source Converters (3L-NPC VSCs) supplied from a grid voltage of 4160V. The feasible number of semiconductor devices in parallel is designed through a loss analysis considering both the conduction and switching losses under the operating conditions of 5MW PMSG wind turbines, particularly for application in offshore wind farms. This paper investigates the loss analysis and thermal performance of 5MW 3L-NPC wind power inverters under the operating conditions of various power factors. The loss analysis and thermal analysis are confirmed through PLECS Blockset simulations with Matlab Simulink. The comparison results show that the press-pack type IGCT has the highest efficiency including the snubber loss factor.

Design of Single-Stage AC/DC Converter with High Efficiency and High Power Factor for Low Power Level Applications

  • Lee, Jun-Young;Moon, Gun-Woo;Youn, Myung-Joong
    • Journal of Electrical Engineering and information Science
    • /
    • v.2 no.3
    • /
    • pp.123-131
    • /
    • 1997
  • Design of single stage AC/DC converter with high power factor for low power level applications is proposed. The proposed converter gives the good power factor correction, low line current harmonic distortions, and tight output voltage regulations. This converter also has a high efficiency by employing an active clamp method and synchronous rectifiers. To verify the performances of the proposed converter, a 90W-converter has been designed. The modelling of this proposed converter is power formed using an averaging technique and based on this model a detailed analysis is carried out. This prototype meets the IEC555-2 requirements satisfactorily with nearly unity power factor and high efficiency.

  • PDF

A Register Scheduling and Allocation Algorithm for Low Power High Level synthesis (저전력 상위 레벨 합성을 위한 레지스터 스케줄링 및 할당알고리듬)

  • 최지영;인치호;김희석
    • Proceedings of the IEEK Conference
    • /
    • 2000.11b
    • /
    • pp.188-191
    • /
    • 2000
  • This paper presents a register scheduling and allocation algorithm for high level synthesis. The proposed algorithm executes the low power scheduling to reduce the switching activity using shut down technique which was not unnecessary the calculation through the extraction DFG from VHDL description. Also, the register allocation algorithm determines the minimum register after the life time analysis of all variable. It is minimum the switching activity using graph coloring technique for low power consumption. The proposed algorithm proves the effect through various filter benchmark to adopt a new scheduling and allocation algorithm considering the low power.

  • PDF

An Analysis of the Partition Algorithm for Digital System Design (디지털 시스템 설계를 위한 분할 알고리즘의 분석)

  • 최정필;한강룡;황인재;송기용
    • Proceedings of the Korea Institute of Convergence Signal Processing
    • /
    • 2001.06a
    • /
    • pp.69-72
    • /
    • 2001
  • High-level synthesis generates a structural design that implements the given behavior and satisfies design constraints for area, performance, power consumption, packaging, testing and other criteria. Thus, high-level synthesis generates that register-transfer(RT) level structure from algorithm level description. High-level syntehsis consist of compiling, partitioning, scheduling This paper we study the partitioning process, and analysis the min-cut algorithm and simulated annealing algorithm.

  • PDF

ADC-Based Backplane Receivers: Motivations, Issues and Future

  • Chung, Hayun
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.3
    • /
    • pp.300-311
    • /
    • 2016
  • The analog-to-digital-converter-based (ADC-based) backplane receivers that consist of a front-end ADC followed by a digital equalizer are gaining more popularity in recent years, as they support more sophisticated equalization required for high data rates, scale better with fabrication technology, and are more immune to PVT variations. Unfortunately, designing an ADC-based receiver that meets tight power and performance budgets of high-speed backplane link systems is non-trivial as both front-end ADC and digital equalizer can be power consuming and complex when running at high speed. This paper reviews the state of art designs for the front-end ADC and digital equalizers to suggest implementation choices that can achieve high speed while maintaining low power consumption and complexity. Design-space exploration using system-level models of the ADC-based receiver allows through analysis on the impact of design parameters, providing useful information in optimizing the power and performance of the receiver at the early stage of design. The system-level simulation results with newer device parameters reveal that, although the power consumption of the ADC-based receiver may not comparable to the receivers with analog equalizers yet, they will become more attractive as the fabrication technology continues to scale as power consumption of digital equalizer scales well with process.

Development of a Fully-Coupled, All States, All Hazards Level 2 PSA at Leibstadt Nuclear Power Plant

  • Zvoncek, Pavol;Nusbaumer, Olivier;Torri, Alfred
    • Nuclear Engineering and Technology
    • /
    • v.49 no.2
    • /
    • pp.426-433
    • /
    • 2017
  • This paper describes the development process, the innovative techniques used and insights gained from the latest integrated, full scope, multistate Level 2 PSA analysis conducted at the Leibstadt Nuclear Power Plant (KKL), Switzerland. KKL is a modern single-unit General Electric Boiling Water Reactor (BWR/6) with Mark III Containment, and a power output of $3600MW_{th}/1200MW_e$, the highest among the five operating reactors in Switzerland. A Level 2 Probabilistic Safety Assessment (PSA) analyses accident phenomena in nuclear power plants, identifies ways in which radioactive releases from plants can occur and estimates release pathways, magnitude and frequency. This paper attempts to give an overview of the advanced modeling techniques that have been developed and implemented for the recent KKL Level 2 PSA update, with the aim of systematizing the analysis and modeling processes, as well as complying with the relatively prescriptive Swiss requirements for PSA. The analysis provides significant insights into the absolute and relative importances of risk contributors and accident prevention and mitigation measures. Thanks to several newly developed techniques and an integrated approach, the KKL Level 2 PSA report exhibits a high degree of reviewability and maintainability, and transparently highlights the most important risk contributors to Large Early Release Frequency (LERF) with respect to initiating events, components, operator actions or seismic component failure probabilities (fragilities).