1 |
S. Sambamurthy, J. A. Abraham, and R. S. Tupuri, "A robust top-down dynamic power etimation methodology for delay constrained regsiter transfer level sequential circuits," 21st International Conference on VLSI Design, pp. 521-526, Jan. 2008.
|
2 |
R. P. Llopis and K. Goossens, "The petrol approach to high-level power estimation," in Proceedings of the International Symposium on Low Power Electronics and Design, pp. 130-132, 1998.
|
3 |
Y. Samei, R. Domer, "Automated Estimation of Power Consumption for Rapid System Level Design," IEEE International Performance Computing and Communications Conference, Dec, 2014.
|
4 |
S. Reda and A. N. Nowroz, "Power Modeling and Characterization of Computing Devices: A Survey," Foundations and Trends in Electronic Design Automation, vol. 6, no. 2, pp. 121-216, Feb. 2012.
DOI
|
5 |
S. K. Rethinagiri, O. Palomar, O. Unsal, A. Cristal, R. B. Atitallah, and S. Niar, "PETS: Power and Energy Estimation Tool at System-Level," in Quality Electronic Design (ISQED), 15th International Symposium on, pp. 535-542, Mar. 2014.
|
6 |
K. Chandrasekar, B. Akesson and K. Goossens, "Improved Power Modeling of DDR SDRAMs," 14th Euromicro Conference on Digital System Design, pp. 99-108, Oulu, Finland, Sep 2011.
|
7 |
R. Y. Chen, M. J. Irwin, and R. S. Bajwa, "Architecture-level power estimation and design experiments," ACM Transactions on Design Automation of Electronic Systems, vol. 6, no. 1, pp. 50-55, Jan. 2001.
DOI
ScienceOn
|
8 |
H. Mehta, R. M. Owens, and M. J. Irwin, "Energy characterization based on clustering," in Design Automation Conference, pp. 702-707, Jun. 1996.
|
9 |
R. Graybill, and R. Melhem, "Power aware computing," Springer US, pp. 317-337, 2002.
|
10 |
S. Gupta, and F. N. Najm, "Power modeling for high-level power estimation," Transactions on Very Large Scale Integration (VLSI) Systems, vol. 8, no. 1, pp. 18-29, Feb. 2000.
DOI
ScienceOn
|
11 |
M. Powell, A. Biswas, J. Emer, S. Mukherjee, B. Sheikh, and S. Yardi, "CAMP: A Technique to Estimate Per-Structure Power at Run-time using a Few Simple Parameters," International Symposium on High Performance Computer Architecture, pp.289-300, Raleigh, Feb. 2009.
|
12 |
M. Mueller, A. Wortmann, S. Simon, M. Kugel, and T. Schoenauer, "The impact of clock gating schemes on the power dissipation of synthesizable register files," In Proc. of International Symposium on Circuits and Systems, vol. 2, pp. II - 609-612, May. 2004.
|
13 |
R. Fraer, G. Kamhi, and M. K. Mhameed, "A new paradigm for synthesis and propagation of clock gating conditions," In Proc. of Design Automation Conference, pp. 658-663, Jun. 2008.
|
14 |
Jan Rabaey, "Low Power Design Essentials," Springer, pp. 209-214, 327-329, 2009.
|