• 제목/요약/키워드: High speed·high efficient

검색결과 1,160건 처리시간 0.033초

초고속 전기기기용 고성능 자기회로 시스템 (Efficient Magnetic Field System for High Speed Electric Machines)

  • 장석명;서진호;정상섭;이성호;최상규
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1997년도 추계학술대회 논문집 학회본부
    • /
    • pp.19-21
    • /
    • 1997
  • This paper treated a new method that generates the dipole magnetic field for high speed machines by using Halbach array, which was suggested by Klaus Halbach. The Halbach array can produce the various field distribution without magnetic materials. Therefore, the iron losses can be reduced. This paper presented the magnetic characteristics on both linear and cylindrical Halbach array. And the Halbach array for dipole field was manufactured with Nd-Fe-B magnets having 1.17(T), the measured flux density was compared the theoretical values acquired by three dimensional FEM analysis. Finally, the magnetic characteristics of Halbach array were compared with those of other conventional dipole field systems.

  • PDF

고속 비터비 디코더를 위한 효율적인 ACS 설계 (Efficient ACS Design for High Speed Viterbi Decoder)

  • 이슬기;김인수;민형복;류중경
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2008년도 제39회 하계학술대회
    • /
    • pp.2273-2274
    • /
    • 2008
  • It respects the high speed of the Bitter expense decoder from the present paper ACS (Add Compare Select) block structures of new method it proposed. It became component anger of existing and it substituted it added all input price it predicted with the method which reduces the operation which is unnecessary it chose respectively ACS unit and a union logical operation circuit and the result after operation one in advance.

  • PDF

IEEE 802-11a 무선 LAN 모델의 하드웨어/소프트웨어 통합 설계 방안 (Study on Hardware/Software Codesign of IEEE 802.1la Wireless LAN)

  • 이서구;신형식;정윤호;김재석;서정욱;최종찬
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2002년도 합동 추계학술대회 논문집 정보 및 제어부문
    • /
    • pp.461-464
    • /
    • 2002
  • OFDM is a promising technology for high speed multimedia communication. In this paper, Software IPs for IEEE 802.11a OFDM system are designed and optimized for TI's TMS320C6201 fixed-point DSP. Then considering the execution cycles of the target DSP for each functions of the system, an efficient HW/SW partitioning method is proposed and according to this results, high speed Viterbi decoder hardware IP for 802.11a system is designed and verified.

  • PDF

KTX차량 MKBSF산출을 통한 신뢰성 연구 (A Study for the KTX Reliability by MKBSF calculation)

  • 유양하;이희성;서승일
    • 한국철도학회:학술대회논문집
    • /
    • 한국철도학회 2004년도 추계학술대회 논문집
    • /
    • pp.328-333
    • /
    • 2004
  • With the introduction of KTX, in my view it is necessary to secure the reliability of high-speed trains, make them stabilized at the earliest moment possible, and completely digest them as our own system for the purpose of being second to none in the area of railroad business. I am going to study in this thesis through analysis of train failures by help of MKBSF calculation, breaking from the convention in maintaining the high-speed trains, in order to establish and apply the computerized system called as RCM (Reliability Centered Maintenance), foster manpower in charge of the reliability maintenance, and realize the scientific and efficient maintenance covering the whole field of maintenance. Depending on how efficiently and scientifically we can perform the maintenance activities, we will be able to not only reduce the maintenance cost but also ensure the railroad security, and as a natural consequence improve the railroad image much better.

  • PDF

Design of Self-Timed Standard Library and Interface Circuit

  • Jung, Hwi-Sung;Lee, Moon-Key
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2000년도 ITC-CSCC -1
    • /
    • pp.379-382
    • /
    • 2000
  • We designed a self-timed interface circuit for efficient communication in IP (Intellectual Property)-based system with high-speed self-timed FIFO and a set of self-timed event logic library with 0.25um CMOS technology. Optimized self-timed standard cell layouts and Verilog models are generated for top-down design methodology. A method for mitigating a design bottleneck when it comes to tolerate clock skew is described. With clock control method and FIFO, we implemented high-speed 32bit-interface chip for self-timed system, which generated maximum system clock is 2.2GHz. The size of the core is about 1.1mm x 1.1mm.

  • PDF

WiBEEM Addressing Scheme Based on NAA Algorithm for High-Speed Mobility of USN Devices

  • Jeon, Ho-In
    • Journal of Ubiquitous Convergence Technology
    • /
    • 제1권1호
    • /
    • pp.42-46
    • /
    • 2007
  • In this paper, we proposed an efficient short address allocation mechanism for WiBEEM devices using NAA(Next Address Available) algorithm. The proposed addressing mechanism is based upon the NAA information that is delivered over the beacons every time it is transmitted at the beginning of each super-frame. The NAA-based addressing mechanism is not a systematic way of allocating short addresses to newly joining devices and thus tree-routing cannot be supported. However, it has great advantages when U-City core services including U-Parking Lot System or ATIS(Advanced Traveler Information System) services that require high-speed mobility are considered. Moreover, the proposed addressing mechanism can provide significant expandability of the wireless network to various applications and fast device discovery.

  • PDF

소형 반구형 고속 정밀베어링의 고능률 경면연마 시스템 해석 및 개발에 관한 연구 (Analysis and Developement of an Efficient Mirror-like Polishing System for High Speed Precision Hemispherical Bearings)

  • 최민석
    • 한국공작기계학회:학술대회논문집
    • /
    • 한국공작기계학회 1996년도 춘계학술대회 논문집
    • /
    • pp.124-131
    • /
    • 1996
  • The use of small hemispherical high-speed precision bearing has increased drastically these days in the field of computer disk driver, highteech devices as well as communication and electronic device drivers. It was suggested that the new polishing process adopting the diamond grinding wheel and polishing tool instead of multi stage lapping processes, which enables the mass production of the bearing by reduction of polishing time. Polishing mechanism was analysed and the results were applied to the design and manufacturing of the polishing system. Experiments for selection of optimal polishing conditions were carried out using the polishing system.

  • PDF

활성 바디 바이어스를 이용한 고속, 저전력 SOI 인버터 (A High Speed and Low Power SOI Inverter using Active Body-Bias)

  • 길준호;제민규;이경미;이종호;신형철
    • 전자공학회논문지D
    • /
    • 제35D권12호
    • /
    • pp.41-47
    • /
    • 1998
  • 효율적인 바디 바이어스와 자유로운 공급 전압(supply voltage)으로 동작할 수 있는 동적 문턱 전압(dynamic threshold voltage)제어를 이용한 고속, 저전력 SOI 인버터를 새로이 제안하였다. 제안된 회로의 특성을 BSIM3SOI 회로 시뮬레이터와 ATLAS 소자 시뮬레이터를 이용해 검증하였고 다른 SOI 회로와 비교함으로써 제안한 회로가 우수한 성능을 가짐을 보였다. 제안된 회로는 1.5V의 공급 전압에서 같은 전력 소모를 갖는 기존의 SOI 회로보다 27% 빠르게 동작하였다.

  • PDF

휴대 인터넷 시스템에서의 패킷 스케줄링 방법 평가를 위한 시뮬레이터 개발 (A Simulator for Evaluating Packet Scheduling Methods of High-speed Portable Internet Systems)

  • 최성훈
    • 한국산학기술학회논문지
    • /
    • 제7권6호
    • /
    • pp.1149-1154
    • /
    • 2006
  • 언제 어디서나 초고속으로 무선인터넷 사용을 목표로 하는 휴대인터넷 시스템이 곧 상용화될 예정이다. 휴대 인터넷 시스템은 서로 다른 특성을 가지고 있는 UGS, rtPS, nrtPS, BE 서비스들을 동시에 제공하므로 QoS를 고려한 효율적인 스케줄링 기법을 필요로 한다. 본 연구에서는 다양한 파라미터 값들에 대한 스케줄링 기법의 성능을 평가할 수 있는 시뮬레이터를 개발하였다. 모델을 변경하지 않고 시스템을 구성하는 다양한 특성치들을 쉽게 변경하면서 시뮬레이션을 실시할 수 있도록 일반화 한 것이 제안 시뮬레이터의 장점이다.

  • PDF

A Developed Collision Resolution Algorithm in MAC Protocol for IEEE 802.11b Wireless LANs (ICEIC'04)

  • Chung Kyung Taek;Pan Ce;Park Hyun;Kim Byun Gon;Chon Byoung Sil
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2004년도 학술대회지
    • /
    • pp.681-685
    • /
    • 2004
  • Design of efficient Medium Access Control (MAC) protocols with both high throughput performances is a major focus in distributed contention-based MAC protocol research. In this paper, we propose an efficient contention-based MAC protocol for wireless Local Area Networks, namely, the Developed Collision Resolution (DCR) algorithm. This algorithm is developed based on the following innovative ideas: to speed up the collision resolution, we actively redistribute the backoff timers for all active nodes; to reduce the average number of idle slots, we use smaller contention window sizes for nodes with successful packet transmissions and reduce the backoff timers exponentially fast when a fixed number of consecutive idle slots are detected. We show that the proposed DCR algorithm provides high throughput performance and low latency in wireless LANs.

  • PDF