• Title/Summary/Keyword: High leakage current

Search Result 853, Processing Time 0.036 seconds

Fabrication of High Voltage a-Si:H TFT Plasma Chemical Vapor Deposition (플라즈마 CVD에 의한 고전압 비정질 실리콘 박막 트랜지스터의 제작)

  • Lee, Woo-Sun;Kang, Young-Chul;Kim, Hyung-Gon
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.43 no.2
    • /
    • pp.312-317
    • /
    • 1994
  • We studied the fabrication and electrical characteristics of high voltage hydrogenerated amorphous silicon thin film transistor using plasma enchanced chemical vapor deposition(PECVD). The device shows 2500${\AA}$ SiOS12T, 400-1500${\AA}$ a-Si tickness, 350V output voltage and 9.55${\times}$10S04T average on/off current ratio. We found that the leakage current of high voltage TFT occurred 0-70V drain voltage. As the leakage current depend on the a-Si thickness, the leakage current of high voltage TFT decreased by reduction of the a-Si thickness.

온도 Stress에 따른 High-k Gate Dielectric의 특성 연구

  • Lee, Gyeong-Su;Han, Chang-Hun;Choe, Byeong-Deok
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2012.02a
    • /
    • pp.339-339
    • /
    • 2012
  • 현재 MOS 소자에 사용되고 있는 $SiO_2$ 산화막은 그 두께가 얇아짐에 따라 Gate Leakage current와 여러 가지 신뢰성 문제가 대두되고 있고, 이를 극복하고자 High-k물질을 사용하여 기존에 발생했던 Gate Leakage current와 신뢰성 문제를 해결하고자 하고 있다. 본 실험에서는 High-k(hafnium) Gate Material에 온도 변화를 주었을 때 여러 가지 전기적인 특성 변화를 보는 방향으로 연구를 진행하였다. 기본적인 P-Type Si기판을 가지고, 그 위에 있는 자연적으로 형성된 산화막을 제거한 후 Hafnium Gate Oxide를 Atomic Layer Deposition (ALD)를 이용하여 증착하고, Aluminium을 전극으로 하는 MOS-Cap 구조를 제작한 후 FGA 공정을 진행하였다. 마지막으로 $300^{\circ}C$, $450^{\circ}C$로 30분정도씩 Annealing을 하여, 온도 조건이 다른 3가지 종류의 샘플을 준비하였다. 3가지 샘플에 대해서 각각 I-V (Gate Leakage Current), C-V (Mobile Charge), Interface State Density를 분석하였다. 그 결과 Annealing 온도가 올라가면 Leakage Current와 Dit(Interface State Density)는 감소하고, Mobile Charge가 증가하는 것을 확인할 수가 있었다. 본 연구는 향후 High-k 물질에 대한 공정 과정에서의 다양한 열처리에 따른 전기적 특성의 변화 대한 정보를 제시하여, 향후 공정 과정의 열처리에 대한 방향을 잡는데 도움이 될 것이라 판단된다.

  • PDF

I-V Characteristics of Epitaxial $CoSi_2$-contacted p+/n Junctions (Epitaxial $CoSi_2$접촉 p+/n 접합의 I-V 특성)

  • 구본철;김시중;김주연;배규식
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.13 no.11
    • /
    • pp.908-913
    • /
    • 2000
  • CoSi$_2$/p+/n diodes(bilayer diodes) were fabricated by using epitaxial CoSi$_2$grown from Co/Ti bilayer as a diffusion source. The I-V characteristics of p+/n diodes were measured and compared with those of diode made from Co monolayer (monolayer diode). Monolayer diodes showed typical p+n junction characteristics with the leakage current of as low as 10$^{-12}$ A and forward current 6-orders higher than the leakage current, when drive-in annealed at 90$0^{\circ}C$ for 20 sec.. On the other hand, bilayer diodes showed the Schottky-like behaviors with forward currents rather higher than those of monolyer diodes, but with too high leakage currents, when drive-in annealed at $700^{\circ}C$ or higher. However, when the annealing temperature was lowered to $700^{\circ}C$ and annealing time was increased to 60 sec., the leakage current was reduced to 10$^{-11}$ A and thus sho3wed typical diode characteristics. The high leakage currents for diodes annealed at $700^{\circ}C$ or higher was attributed to Shannon contacts formed due to unremoved Co-Ti-Si precipitates. But when annealed at 50$0^{\circ}C$, B ions diffused in the direction of the surface layer, and thus the leakage currents were reduced by removing Shannon contacts.

  • PDF

Characteristics of Trap in the Thin Silicon Oxides with Nano Structure

  • Kang, C.S.
    • Transactions on Electrical and Electronic Materials
    • /
    • v.4 no.6
    • /
    • pp.32-37
    • /
    • 2003
  • In this paper, the trap characteristics of thin silicon oxides is investigated in the ULSI implementation with nano structure transistors. The stress and transient currents associated with the on and off time of applied voltage were used to measure the distribution of high voltage stress induced traps in thin silicon oxide films. The stress and transient currents were due to the charging and discharging of traps generated by high stress voltage in the silicon oxides. The transient current was caused by the tunnel charging and discharging of the stress generated traps nearby two interfaces. The stress induced leakage current will affect data retention in electrically erasable programmable read only memories. The oxide current for the thickness dependence of stress current, transient current, and stress induced leakage currents has been measured in oxides with thicknesses between 113.4nm and 814nm, which have the gate area 10$\^$-3/ $\textrm{cm}^2$. The stress induced leakage currents will affect data retention, and the stress current and transient current is used to estimate to fundamental limitations on oxide thicknesses.

A Study on Development of Power Supply for High Frequency Induction Heating (고주파 유도가열용 전원장치의 개발에 관한 연구)

  • Lee, Bong-Seob
    • Journal of the Korean Society of Industry Convergence
    • /
    • v.5 no.3
    • /
    • pp.179-186
    • /
    • 2002
  • This paper proposed LC resonant current fed high frequency inverter for high frequency induction heating using leakage inductance of transformer and, its described operating principle. The analysis of circuit presented by using normalized parameter in considering leakage inductance of transformer and, discussed characteristic evaluation of inverter circuit in detail. The proposed inverter is operating ZVS to reduce turn-on and turn-off loss of switching devices so, raised an efficiency. And, the experimental apparatus was made on base characteristic evaluation of theoretical analysis to discuss possibility on high frequency source and confirmed a rightfulness theoretical analysis. A result of study, the proposed inverter is higher utilizing factor using on leakage inductance of transformer and show possibility, which is application on high frequency power system.

  • PDF

Development of nanocrystalline silicon thin film transistors with low-leakage and high stability for AMOLED displays

  • Templier, Francois;Oudwan, Maher;Venin, Claude;Villette, Jerome;Elyaakoubi, Mustapha;Dimitriadis, C.A.
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2006.08a
    • /
    • pp.1705-1708
    • /
    • 2006
  • Nanocrystalline silicon (nc-Si) based TFTs were developed using a conventional PECVD production system. Devices exhibit very interesting characteristics, in particular when using a bi-layer structure which reduces leakage current and improves subthreshold area. Good stability and low leakage current make these devices suitable for the fabrication of low-cost and high performance AMOLED displays.

  • PDF

A Study on the Leakage Current Voltage of Hybrid Type Thin Films Using a Dilute OTS Solution

  • Kim Hong-Bae;Oh Teresa
    • Journal of the Semiconductor & Display Technology
    • /
    • v.5 no.1 s.14
    • /
    • pp.21-25
    • /
    • 2006
  • To improve the performance of organic thin film transistor, we investigated the properties of gate insulator's surface according to the leakage current by I-V measurement. The surface was treated by the dilute n-octadecyltrichlorosilane solution. The alkyl group of n-octadecyltrichlorosilane induced the electron tunneling and the electron tunneling current caused the breakdown at high electric field, consequently shifting the breakdown voltage. The 0.5% sample with an electron-rich group was found to have a large leakage current and a low barrier height because of the effect of an energy barrier lowered by, thermionic current, which is called the Schottky contact. The surface properties of the insulator were analyzed by I-V measurement using the effect of Poole-Frankel emission.

  • PDF

Analysis on Waveform of Leakage Current of Contaminated EPDM Insulators by Salt Fog (Salt fog에 의한 오손된 EPDM애자의 누설전류 파형 분석)

  • Park, Jae-Jun;Song, Young-Chul;Kim, Jeong-Boo;Lee, You-Min;Lee, Hyun-Dong;Jung, Young-Ho
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2003.11a
    • /
    • pp.36-41
    • /
    • 2003
  • This paper presents the results of power spectra using the fundamental and low frequency harmonic components of leakage current waveform to study aging on contaminated EPDM insulator(was serviced during 1997-2001, region Pohang, korea) under salt fog conditions. Experiments have been conducted in the chamber salt fog and at the 16KVrms. The salt contents adjusted as 0g,25g,50g and 75g per liter of deionized water. The onset of dry-band arcing on polymer insulators could be determined by signal processing the low frequency harmonics components. A correlation has been found between the fundamental and low harmonic components of power spectra on leakage current. Where aging could be associated with an increase in the level of both the fundamental and low frequency harmonics components of leakage current. Surface aging for contaminated EPDM insulators occurred when the fundamental component of leakage current was greater then some level On the other hand, when the polymer insulator approached failure, the fundamental component of leakage current reached relatively high values and low frequency harmonics components of the leakage current trended to decrease. The results suggest that both the fundamental and low frequency harmonics of leakage current can be used as a tool to determine both the beginning of aging and before flashover, end of life EPBM insulator in salt fog.

  • PDF

A Study On the Retention Time Distribution with Plasma Damage Effect

  • Yi Jae Young;Szirmay Laszlo;Yi Cheon Hee
    • Proceedings of the IEEK Conference
    • /
    • 2004.08c
    • /
    • pp.460-462
    • /
    • 2004
  • The control of the data retention time is a main issue for realizing future high density dynamic random access memory. There are several leakage current mechanisms in which the stored data disappears. The mechanisms of data disappear is as follow, 1 )Junction leakage current between the junction, 2) Junction leakage current from the capacitor node contact, 3)Sub-threshold leakage current if the transfer transistor is affected by gate etch damage etc. In this paper we showed the plasma edge damage effect to find out data retention time effectiveness. First we measured the transistor characteristics of forward and reverse bias. And junction leakage characteristics are measured with/without plasma damage by HP4145. Finally, we showed the comparison TRET with etch damage, damage_cure_RTP and hydrogen_treatment. As a result, hydrogen_treatment is superior than any other method in a curing plasma etch damage side.

  • PDF

Leakage Current Measurement and Management of Arresters Installed in Feeder Lines (급전선로에 설치되어 있는 피뢰기의 누설전류 측정과 관리방안)

  • Han Ju-Seop;Seo Hwang-Dong;Kil Gyung-Suk;Han Moon-Seob;Jang Dong-Uk
    • Proceedings of the KSR Conference
    • /
    • 2005.05a
    • /
    • pp.819-824
    • /
    • 2005
  • This paper describes the measurement result of leakage current flowing arresters connected in feeder lines to propose an optimal management method. Twenty seven arresters set in seven areas were analyzed on a regular basis for 4 months. The results showed that the RMS and the peak value of the total leakage currents for soundness arresters were a range of $200uA{\sim}00uA$. respectively. During the period of measurement, the magnitude of the leakage current didn't show conspicious changes and there were impossible places to analyze arrester's status due to including high THD rate in a feeder line, From the study, leakage current measurement has to be performed at a condition without running an electric train in the line, and the allowable RMS value of soundness arrester is bellow 600uA.

  • PDF