• 제목/요약/키워드: HBTs

검색결과 59건 처리시간 0.024초

ITO 투명전극을 갖는 InP/InGaAs HPTs 모델링 (Modeling of InP/InGaAs HPT with ITO Transparent Emitter Contact)

  • 장은숙;최병건;신주선;성광수;한교용
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2000년도 추계종합학술대회 논문집(2)
    • /
    • pp.9-12
    • /
    • 2000
  • InP/lnGaAs heterojunciton phototransistors (HPTs) with transparent emitter contacts were fabricated and characterized. Indium Tin Oxide was RF sputtered for the emitter contacts. By comparison with InP/InGaAs HBTs, the dc characteristics of InP/lnGaAs HPTs demonstrated offset voltage due to ITO emitter contacts and similar common emitter current gain. The model parameters were extracted and a simple SPICE simulations were performed.

  • PDF

핫 캐리어에 의한 GaAs HBT의 새로운 열화 메카니즘 (New degradation mechanism of GaAs HBT induced by Hot carriers)

  • 권재훈;김도현;송정근
    • 전자공학회논문지D
    • /
    • 제34D권11호
    • /
    • pp.30-36
    • /
    • 1997
  • AlGaAs/GaAs HBTs are developed well enough to be commercialized as an active device in optical transmission system, but there remains the unanswered questions about reliability. In this paper we applied the reverse constant current stress at the high voltage in avalanche region for a long time to find out a new degradation mechanism of junctrion I-V. The unction off-set voltage at which the current vanishes to zero was shifted to the negative direction of applied bias due to the increment of leakage current as the stress time increases. It was identified that the degradation was induced by the hot carriers which were generated at space charge region and trapped at the interface between GaAs base and the passivation nitride enhancing the electric field across the nesa edge.

  • PDF

InP/AnGaAs HPT's 제작을 위한 $ITO/n^+$-InP Ohmic contact 특성 연구 (Formation of ITO ohmic contact to $n^{+}$-InP for InP/lnGaAs HPT's fabrication)

  • 황용한;한교용
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2001년도 하계종합학술대회 논문집(2)
    • /
    • pp.213-216
    • /
    • 2001
  • The use of a thin film of indium between the ITO and the $n^{+}$-InP contact layers for InP/InGaAs HPTs was studied without degrading its excellent optical transmittance properties. ITO/$n^{+}$-InP ohmic contact was successfully achieved by the deposition of Indium and thermal annealing. The specific contact resistance of about 6.6$\times$$10^{-4}$$\Omega\textrm{cm}^2$ was measured by use of the transmission line method (TLM). However, as the thermal annealing was just performed to ITO/$n^{+}$-InP contact without the deposition of Indium between ITO and $n^{+}$-InP, it exhibited schottky characteristics. In the applications, the DC characteristics of InP/InGaAs HPTs with ITO emitter contacts was compared with that of InP/InGaAs HBTs with the opaque emitter contacts.

  • PDF

AlGaAs/GaAs HBT를 사용한 10Gbit/s 리미팅증폭기 (10Gbit/s AlGaAs/GaAs HBT limiting amplifier)

  • 곽봉신;박문수
    • 전자공학회논문지D
    • /
    • 제34D권7호
    • /
    • pp.15-22
    • /
    • 1997
  • A 10Gbit/s limiting amplifier IC for optical transmission system was implemented with AlGaAs HBT (heterojunction bipolar transistor) technology. HBTs with 2x10.mu. $m^{2}$ and 6x20.mu. $m^{2}$ emitter size were used. The HBT structures are based on metal-organic chemical vapor deposition (MOCVD) epitxy and employ a mesa structure with self-aligned emitter/base and sidewall dielectric passivation. IC was designed to support differnetial input and output. Small signal performance of the packaged IC showed 26dB gain and $f_{3dB}$ of 8GHz. A single ouput has 800m $V_{p-p}$ swing with more than 26dB dynamic range. The performance of the limiting amplifier was verified through single mode fiber320km transmission link test.est.

  • PDF

AIGaAs/GaAs 이종접합 바이폴라 트랜지스터의 온도 변화에 따른 전기적 특성에 대한 연구 (Temperature Dependence of Electrical Characteristics of AIGaAs/GaAs Heterojunction Bipolar Transistors)

  • 박문평;이태우;김일호;박성호;편광의
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 1996년도 추계학술대회 논문집
    • /
    • pp.349-352
    • /
    • 1996
  • When the ideality factor of collector current of AIGaAs/GaAs Heterojunction Bipolar Transistors (HBTs) is larger than unity, conventional $I_{CO}$ / $T^2$ versus 1000/T plot used in the determination of the barrier height of base-emitter junction of HBT was deviated from the straight line. We introduced the effective temperature $T_{eff}$ as nT in the Thermionic-emission equation. The modified $I_{CO}$ /TB versus 1000/ $T_{eff}$ plot was on the straight line in the temperature range considered. The activation energy obtained from the modified plot is 1.61 eV. The conduction band discontinuity calculated using this value was 0.305 eV and this value is coincident with the generally accepted value of 0.3 eV. eV.

  • PDF

외부 베이스표면을 에미터 ledge로 포장한 InGaP/GaAs HBT의 신뢰도 향상 (High Reliable GaAs HBT with InGaP Ledge Emitter Structure)

  • 박재홍;박재운
    • 한국컴퓨터정보학회논문지
    • /
    • 제5권4호
    • /
    • pp.102-105
    • /
    • 2000
  • 외부 베이스 표면에 형성되는 표면 재결합 상태의 불안정성을 개선하기 위해 에미터 ledge 구조로 제작된 InGaP/GaAs HBT의 신뢰도 측정을 위해 고온에서 오랜 시간동안 정전류 스트레스를 인가하였다. 553K, 533K, 513K에서 콜렉터 전류 24㎃로 스트레스를 인가해 전류이득의 열화를 관찰하였다. 그 결과 EA=1.97eV, WTTF=4.8$\times$108시간(14$0^{\circ}C$)을 구하였다. InGaP/GaAs HBT의 열화 원인은 베이스 도펀트인 C의 확산으로 추정된다.

  • PDF

접합구조에 따른 AIGaAs/GaAs HBT의 전기적 특성에 관한 연구 (Electrical Characteristics of AIGaAs/GaAs HBTs with different Emitter/Base junction structures)

  • 김광식;안형근;한득영
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2000년도 하계학술대회 논문집
    • /
    • pp.63-66
    • /
    • 2000
  • In this paper, we present the simulation of the heterojunction bipolar transistor with different Emitter-Base junction structures. Our simulation results include effect of setback and graded layer. We prove the emitter efficiency's improvement through setback and graded layer. In 1995, the analytical equations of electric field, electrostatic potential, and junction capacitance for abrupt and linearly graded heterojunctions with or without a setback layer was derived. But setback layer and linearly graded layer's recombination current was considered numerically. Later, recombination current model included setback layer and graded layer will be proposed. New recombination current model also wile include abrupt heterojunction's recombination current model. In this paper, the material parameters of the heterojunction bipolar transistor with different Emitter-Base junction structures is introduced.

  • PDF

접합구조에 따른 AIGaAs/GaAs HBT의 DC 특성에 관한 연구 (DC Characteristics of AIGaAs/GaAs HBTs with different Emitter/Base junction structures)

  • 김광식;유영한;안형근;한득영
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2000년도 하계학술대회 논문집
    • /
    • pp.67-70
    • /
    • 2000
  • In this paper, all SCR recombination currents including setback and graded layer's recombination currents are analytically introduced for the first time. Different emitter-base structures are tested to prove the validity of the model. In 1995, the analytical equations of electric field, electrostatic potential, and junction capacitance for abrupt and linearly graded heterojunctions with or without a setback layer was derived. But setback layer and linearly graded layer's recombination current was considered numerically. In this paper, recombination current model included setback layer and graded layer is proposed. New recombination current model also includes abrupt heterojunction's recombination current model. In this paper, new recombination current model analytically explains effects of setback layer and graded layer.

  • PDF

밀리미터파 Transistors

  • 범진욱;송남진
    • 한국전자파학회지:전자파기술
    • /
    • 제11권2호
    • /
    • pp.2-11
    • /
    • 2000
  • 밀리미터파 회로 제작에 필수적인 능동소자인 고 속 Transistor기술은 반도체 설계 및 공정기술의 발 전으로 급격히 발달하고 있다. 주로 GaAs계나 InP 계 III-V 화합물 반도체를 이용한 고주파 transistor 는 FET기반의 MODFET과 BJT기반의 HBT가 밀 리미터파 대역에서 응용된다. 전통적인 III-V족 반 도체 이외에 SiGe와 GaN 소자 기술 역시 급속한 발전을 이루고 있다. 본 논문에서는 밀리미터파 transistor 기술에 대한 기본적인 내용과 응용 예를 소개한다.

  • PDF

SiGe HBT의 Current Gain특성 개선 (Current Gain Enhancement in SiGe HBTs)

  • 송오성;이상돈;김득중
    • 한국산학기술학회:학술대회논문집
    • /
    • 한국산학기술학회 2004년도 춘계학술대회
    • /
    • pp.62-64
    • /
    • 2004
  • 초고속 RF IC의 핵심소자인 SiGe에피텍시층을 가진 이종양극트란지스터 (hetero junction bipolar transistor: HBT)를 0.35um급 CMOS공정으로 제작하였다. 이때 IOW $V_{BE}$영역에서의 Current Gain의 선형성을 향상시키기 위하여 Capping 실리콘의 두께를 200과 300${\AA}$으로 나누고 EDR (Emitter Drive-in RTA)의 온도와 시간을 900$\~$1000C, 0$\~$30sec로 각각 변화시키면서 최적조건을 알아보았다. 실험범위 내에서의 최적공정조건은 300${\AA}$의 capping 실리콘과 975C-30sec의 EDR조건이었다.

  • PDF