• Title/Summary/Keyword: H.264 SE

Search Result 57, Processing Time 0.025 seconds

Fast Rate Distortion Optimization Algorithm for Inter Predictive Coding of H.264/AVC (H.264/AVC의 인터 예측 부호화를 위한 고속 율왜곡 최적화 알고리즘)

  • Sin, Se-Ill;Oh, Jeong-Su
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.1C
    • /
    • pp.56-62
    • /
    • 2009
  • In H.264/AVC, rate distortion optimization algorithm is used to decide the best block mode from various block modes. It improves a bit rate but greatly increases an amount of computation. This paper proposes a fast rate distortion optimization algorithm that omits a rate distortion optimization adaptively by predicting its cost from the cost calculated for motion estimation. The simulation results show that the proposed algorithm, on average, keeps nearly the image quality and the bit rate made by the rate distortion optimization while reduces 69.86% and 69.63% of computation added by it in CIF and QCIF respectively.

Efficient SAD Processor for Motion Estimation of H.264 (H.264 움직임 추정을 위한 효율적인 SAD 프로세서)

  • Jang, Young-Beom;Oh, Se-Man;Kim, Bee-Chul;Yoo, Hyeon-Joong
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.44 no.2 s.314
    • /
    • pp.74-81
    • /
    • 2007
  • In this paper, an efficient SAD(Sum of Absolute Differences) processor structure for motion estimation of H.264 is proposed. SAD processors are commonly used both in full search methods for motion estimation and in fast search methods for motion estimation. Proposed structure consists of SAD calculator block, combinator block, and minimum value calculator block. Especially, proposed structure is simplified by using Distributed Arithmetic for addition operation. The Verilog-HDL(Hard Description Language) coding and FPGA(Field Programmable Gate Array) implementation results for the proposed structure show 39% and 32% gate count reduction in comparison with those of the conventional structure, respectively. Due to its efficient processing scheme, the proposed SAD processor structure can be widely used in size dominant H.264 chip.

Low-power Structure for H.264 Deblocking Filter (H.264용 디블로킹 필터의 저전력 구조)

  • Jang Young-Beom;Oh Se-Man;Park Jin-Su;Han Kyu-Hoon;Kim Soo-Hong
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.43 no.3 s.309
    • /
    • pp.92-99
    • /
    • 2006
  • In this paper, a low-power deblocking filter structure for H.264 video coding algorithm is proposed. By sharing addition hardware for common filter coefficients, we have designed an efficient deblocking filter structure. Proposed deblocking filter utilizes MUX and DEMUX circuits for input data sharing and shows 44.2% reduction for add operation. In the HDL coding simulation and FPGA implementation, we achieved 19.5% and 19.4% gate count reduction, respectively, comparison with the conventional deblocking filter structure. Due to its efficient processing scheme, the proposed structure can be widely used in H.264 encoding and decoding SoC.

Adaptive Selection of Weighted Quantization Matrix for H.264 Intra Video Coding (H.264 인트라 부호화를 위한 적응적 가중치 양자화 행렬 선택방법)

  • Cho, Jae-Hyun;Cho, Suk-Hee;Jeong, Se-Yoon;Song, Byung-Cheol
    • Journal of Broadcast Engineering
    • /
    • v.15 no.5
    • /
    • pp.672-680
    • /
    • 2010
  • This paper presents an adaptive quantization matrix selection scheme for H.264 video encoding. Conventional H.264 coding standard applies the same quantization matrix to the entire video sequence without considering local characteristics in each frame. In this paper, we propose block adaptive selection of quantization matrix according to edge directivity of each block. Firstly, edge directivity of each block is determined using intra prediction modes of its spatially adjacent blocks. If the block is decided as a directional block, new weighted quantization matrix is applied to the block. Otherwise, conventional quantization matrix is used for quantization of the non-directional block. Since the proposed weighted quantization is designed based on statistical distribution of transform coefficients in accordance with intra prediction modes, we can achieve high coding efficiency. Experimental results show that the proposed scheme can improve coding efficiency by about 2% in terms of BD bit-rate.

Experiment and Analysis of Ultra High Definition Video Coding by H.264|AVC (H.264|AVC를 이용한 초고해상도 부호화 실험 및 고찰)

  • Jeong, Se-Yoon;Lim, Hyung-Jun;Park, Hyun-Wook;Chio, Jin-Soo
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2008.11a
    • /
    • pp.263-266
    • /
    • 2008
  • 최근 MPEG에서 HD (High Definition) 해상도 이상의 초고해상도 비디오를 위한 HVC 표준화에 대해 논의가 되고 있다. 본 논문에서는 HVC 표준화를 위해 기본적으로 필요한 H.264를 HD 이상의 초고해상도 부호화 적용시 문제점을 분석하기 위해 SVT 4K UHD테스트 시퀀스와 이를 SVC Downsampling 필터를 이용하여 HD, QHD, QQHD로 변환한 시퀀스들을 이용하여 부호화 실험을 수행 하였고, 실험 결과 분석을 통해 개선 방안에 대해 논하였다.

  • PDF

Low-power Structure for H.264 Deblocking Filter Using Mux (MUX를 사용한 H.264용 저전력 디블로킹 필터 구조)

  • Park, Jin-Su;Han, Kyu-Hoon;Oh, Se-Man;Jang, Young-Beom
    • Proceedings of the IEEK Conference
    • /
    • 2006.06a
    • /
    • pp.339-340
    • /
    • 2006
  • In this paper, a low-power deblocking filter structure for H.264 video coding algorithm is proposed. By sharing addition hardware for common filter coefficients, we have designed an efficient deblocking filter structure. Proposed deblocking filter utilizes MUX and DEMUX circuits for input data sharing and shows 44.2% reduction for add operation. In the HDL coding simulation and FPGA implementation, we achieved 19.5% and 19.4% gate count reduction, respectively, comparison with the conventional deblocking filter structure.

  • PDF

Low Power SAD Processor Architecture for Motion Estimation of K264 (K264 Motion Estimation용 저전력 SAD 프로세서 설계)

  • Kim, Bee-Chul;Oh, Se-Man;Yoo, Hyeon-Joong;Jang, Young-Beom
    • Proceedings of the IEEK Conference
    • /
    • 2007.07a
    • /
    • pp.263-264
    • /
    • 2007
  • In this paper, an efficient SAD(Sum of Absolute Differences) processor structure for motion estimation of 0.264 is proposed. SAD processors are commonly used both in full search methods for motion estimation or in fast search methods for motion estimation. Proposed structure consists of SAD calculator block, combinator block, and minimum value calculator block. Especially, proposed structure is simplified by using Distributed Arithmetic for addition operation. The Verilog-HDL(Hard Description Language) coding and FPGA implementation results for the proposed structure show 39% and 32% gate count reduction comparison with those of the conventional structure, respectively. Due to its efficient processing scheme, the proposed SAD processor structure can be widely used in size dominant H.264 chip.

  • PDF

Sorghum Extract Enhances Caspase-dependent Apoptosis in Primary Prostate Cancer Cells and Immune Activity in Macrophages (수수 추출물에 의한 primary 전립선 암세포의 caspase 의존성 apoptosis 유도 및 대식세포 면역활성 증가)

  • Cho, Hyun-Dong;Kim, Jeong-Ho;Hong, Seong-Min;Lee, Ju-Hye;Lee, Yong-Seok;Kim, Du-Hyun;Seo, Kwon-Il
    • Journal of Life Science
    • /
    • v.26 no.12
    • /
    • pp.1431-1437
    • /
    • 2016
  • Sorghum bicolor L. is one of the important minor cereals in Asia, Africa, and the central United States, and it is considered a rich source of polyphenols, flavonoids, and dietary fiber. However, there is a lack of data on the anti-cancer activity of Sorghum in prostate cancer cells and immune activity in macrophages. This study aims to investigate the potential effects of an ethanol extract of S. bicolor L. (SE) on inducing apoptosis in RC-58T/h/SA#4 cells and immunomodulatory activity in RAW 264.7 cells. SE significantly inhibited the viability of RC-58T/h/SA#4 primary prostate cancer cells in a dose-dependent manner. The morphology of RC-58T/h/SA#4 cells treated with SE was shrunken and involved the formation of an apoptotic body and nuclear condensation. In addition, SE markedly activated caspase-8, -9, and -3; increased the protein levels of Bax, p53, cleaved PARP, and cytosolic cytochrome c; and decreased Bcl-2 protein expression. Furthermore, the inhibition of caspases in RC-58T/h/SA#4 cells with z-VAD-fmk attenuated SE-induced cell growth inhibition. The production of nitric oxide (NO) was also elevated by SE treatment, as revealed by immune response parameters. These results suggest that SE inhibits growth and induces apoptosis in primary human prostate cancer cells in a caspase-dependent manner, and it modulates the immune functions in macrophages. Therefore, Sorghum bicolor L. may be used as a functional food to prevent prostate cancer and enhance immune activity.

Voting-based Intra Mode Bit Skip Using Pixel Information in Neighbor Blocks (이웃한 블록 내 화소 정보를 이용한 투표 결정 기반의 인트라 예측 모드 부호화 생략 방법)

  • Kim, Ji-Eon;Cho, Hye-Jeong;Jeong, Se-Yoon;Lee, Jin-Ho;Oh, Seoung-Jun
    • Journal of Broadcast Engineering
    • /
    • v.15 no.4
    • /
    • pp.498-512
    • /
    • 2010
  • Intra coding is an indispensable coding tool since it can provide random accessibility as well as error resiliency. However, it is the problem that intra coding has relatively low coding efficiency compared with inter coding in the area of video coding. Even though H.264/AVC has significantly improved the intra coding performance compared with previous video standards, H.264/AVC encoder complexity is significantly increased, which is not suitable for low bit rate interactive services. In this paper, a Voting-based Intra Mode Bit Skip (V-IMBS) scheme is proposed to improve coding efficiency as well as to reduce encoding time complexity using decoder-side prediction. In case that the decoder can determine the same prediction mode as what is chosen by the encoder, the encoder does not send that intra prediction mode; otherwise, the conventional H.264/AVC intra coding is performed. Simulation results reveal a performance increase up to 4.44% overall rate savings and 0.24 dB in peak signal-to-noise ratio while the frame encoding speed of proposed method is about 42.8% better than that of H.264/AVC.

New Intra Coding Scheme for Improving Video Coding Efficiency (영상 부호화 효율을 위한 새로운 화면 내 부호화 방법)

  • Kim, Ji-Eon;Noh, Dae-Young;Jeong, Se-Yoon;Lee, Jin-Ho;Oh, Seoung-Jun
    • Journal of Broadcast Engineering
    • /
    • v.16 no.3
    • /
    • pp.448-461
    • /
    • 2011
  • H.264/AVC significantly outperforms the previous video coding standards with many new coding tools. Among these tools, several intra-block coding tools can particularly improve coding efficiency. For intra prediction, H.264/AVC supports most probable mode in the entropy coding process to reduce syntax elements indicating intra prediction modes and most probable mode selection ratio is very high. Also, in general, natural images and videos have many homogeneous regions whose high correlation with neighbouring blocks. In this paper, we propose intra prediction mode SKIP mode using decoder-side prediction to improve the coding efficiency. The proposed method is determined the optimal prediction mode using only neighbouring block's information and coded on the basis of the conventional prediction/transform coding. And the prediction modes are not send to decoder at all. Skipped intra prediction mode is determined by decoder. Experimental results show that the proposed method achieves coding gains of 1.40% for common intermediate format(CIF), 3.24% for 720p sequences against the H.264/AVC JM 17.0 reference software.