• Title/Summary/Keyword: Gates operation

Search Result 218, Processing Time 0.025 seconds

- Optimizing Gate Assignment and Operation Support System for Reliability Improvement of Airport - (공항의 신뢰성 향상을 위한 최적 주기장 배정과 운영지원시스템)

  • Lee Hee Nahm;Lee Chang Ho
    • Journal of the Korea Safety Management & Science
    • /
    • v.6 no.4
    • /
    • pp.215-226
    • /
    • 2004
  • This study develops a improved gate assignment algorithm and decision support system using its algorithm to extract a assignment result minimizing a walking distance of passengers in airport and maximizing the utilization rate of avaliable gates in domestic airports. By operation support system, it may contribute greatly in efficient enlargement of airport operation and increase the airport reliability through quickly coping with takeoff and landing delay of flight due to weather change, preservation and repair of gate, etc. Also, passengers who use airport terminal can minimize time and walking distance for departure, arrival, and transit, and it may greatly reduce the additional operation cost for common gates through maximizing the utilization rate for exclusive usage gates for airplanes which use gates.

Optimizing Gate Assignment and Operation Support System for Reliability Improvement of Airport (공항의 신뢰성 향상을 위한 최적 주기장 배정과 운영지원시스템)

  • Lee HeeNahm;Lee ChangHo
    • Proceedings of the Safety Management and Science Conference
    • /
    • 2004.11a
    • /
    • pp.221-227
    • /
    • 2004
  • This study develops a improved gate assignment algorithm and decision support system using its algorithm to extract a assignment result minimizing a walking distance of passengers in airport and maximizing the utilization rate of avaliable gates in domestic airports. By operation support system, it may contribute greatly in efficient enlargement of airport operation and increase the airport reliability through quickly coping with takeoff and landing delay of flight due to weather change, preservation and repair of gate, etc. Also, passengers who use airport terminal can minimize time and walking distance for departure, arrival, and transit, and it may greatly reduce the additional operation cost for common gates through maximizing the utilization rate for exclusive usage gates for airplanes which use gates.

  • PDF

Simulation of circulation in Estuarine Lake caused by Operation of Drainage gates (배수갑문 운영을 고려한 간척 하구호의 해수순환모의)

  • Park, Young-Jin;Eom, Myung-Chul;Kwun, Soon-Kuk
    • Proceedings of the Korean Society of Agricultural Engineers Conference
    • /
    • 2005.10a
    • /
    • pp.313-317
    • /
    • 2005
  • This study aimed to estimate applicability of a model to simulate circulation in estuarine lake caused by operation of drainage gates. The model consists of 2D (depth-averaged) hydrodynamic models, Delft3D-FLOW model and operation model for drainage gates. The flow through drainage gates was calculated using weir formulae with discharge coefficient, 0.8. The simulations are performed under two conditions: uncontrolled condition and controlled by periods of two days. The results on simulation of the model showed that the water level in estuarine lake was tend to increase above mean sea level. Therefore it was proved that the calibration and verification were needed in order to applicate this model for Saemankeum area.

  • PDF

A Base AOP Bit-Parallel Non-Systolic for $AB^2+C$ Computing Unit for $GF(2^m)$ ($GF(2^m)$상의 AOP 기반 비-시스토릭 병렬 $AB^2+C$연산기)

  • Hwang Woon-Taek
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.9
    • /
    • pp.1538-1544
    • /
    • 2006
  • This paper proposes a non-systolic parallel $AB^2+C$ Computing unit based on irreducible AOP order m of $GF(2^m)$. Proposed circuit have only AND gates and EX-OR gates, composes of cyclic shift operation, multiplication operation power operation power-sum operation and addition operation using a merry irreducible AOP. Suggested operating a method have an advantage high speed data processing, low power and integration because of only needs AND gates and EX-OR gates. $AB^2+C$ computing unit has delay-time of $T_A+(1+[log^m_2])T_X$.

Controlling Spillway Gates of Dams Using Dynamic Fuzzy Control

  • Woo, Young-Woon;Han, Soo-Whan;Kim, Kwang-Baek
    • Journal of information and communication convergence engineering
    • /
    • v.6 no.3
    • /
    • pp.337-342
    • /
    • 2008
  • Controlling spillway gates of dams is a complex, nonlinear, non-stationary control process and is significantly affected by hydrological conditions which are not predictable beforehand. In this paper, control methods based on dynamic fuzzy control are proposed for the operation of spillway gates of dams during floods. The proposed methods are not only suitable for controlling spillway gates but also able to maintain target water level in order to prepare a draught. In the proposed methods, we use dynamic fuzzy control that the membership functions can be varied by changing environment conditions for keeping up the target water level, instead of conventional static fuzzy control. Simulation results demonstrate that the proposed methods based on dynamic fuzzy control produce an accurate and efficient solution for both of controlling spillway gates and maintaining target water level defined beforehand.

Improvement of the Reliability Graph with General Gates to Analyze the Reliability of Dynamic Systems That Have Various Operation Modes

  • Shin, Seung Ki;No, Young Gyu;Seong, Poong Hyun
    • Nuclear Engineering and Technology
    • /
    • v.48 no.2
    • /
    • pp.386-403
    • /
    • 2016
  • The safety of nuclear power plants is analyzed by a probabilistic risk assessment, and the fault tree analysis is the most widely used method for a risk assessment with the event tree analysis. One of the well-known disadvantages of the fault tree is that drawing a fault tree for a complex system is a very cumbersome task. Thus, several graphical modeling methods have been proposed for the convenient and intuitive modeling of complex systems. In this paper, the reliability graph with general gates (RGGG) method, one of the intuitive graphical modeling methods based on Bayesian networks, is improved for the reliability analyses of dynamic systems that have various operation modes with time. A reliability matrix is proposed and it is explained how to utilize the reliability matrix in the RGGG for various cases of operation mode changes. The proposed RGGG with a reliability matrix provides a convenient and intuitive modeling of various operation modes of complex systems, and can also be utilized with dynamic nodes that analyze the failure sequences of subcomponents. The combinatorial use of a reliability matrix with dynamic nodes is illustrated through an application to a shutdown cooling system in a nuclear power plant.

Discharge Coeficient Analysis according to Flow Condition for Radial Gate Type (Radial Gate 형식의 배수갑문 흐름조건별 유량계수 검토)

  • Park, Yeong-Wook;Hwang, Bo-Yeon;Song, Hyun-Gu
    • Proceedings of the Korean Society of Agricultural Engineers Conference
    • /
    • 2005.10a
    • /
    • pp.306-312
    • /
    • 2005
  • Gates for the purpose of drainage are classified following the types of structure as: Radial Gate, Sluice Gate, Rolling Gate, Drum Gate. In many cases of the reclamation project the sluice type of gates are applied. Different from this general trend, however the radial type of gate was adopted in the Saemangeum project. In this case the discharge coefficients which are used for the sluice type of gate was applied. To estimate the correct amount of discharge which will be evacuated through the gates, therefore the proper discharge coefficients should be estimated before the operation of the gates. The discharge coefficients were estimated through the physical hydraulic modeling, and we got the results as: $0.72{\sim}0.84$ for the submerged condition on the both sides of upstream and downstream, $0.62{\sim}0.83$ for the free surface condition on the downtream side only, and $1.04{\sim}1.12$ for the free surface condition on the both sides of upstream and downstream. The discharge coefficients obtained from the experiments are greater than those of the sluice gates in the design criteria. From the results of the study we may expect that in the Saemangeum project the radial gates could evacuate larger amount of discharge than the originally designed discharge, so that we may sure that the Saemangeum gates have enough capability to control the evacuation of water not only in the usual period but also in the flooding season.

  • PDF

All Optical Logic Gates Based on Two Dimensional Plasmonic Waveguides with Nanodisk Resonators

  • Dolatabady, Alireza;Granpayeh, Nosrat
    • Journal of the Optical Society of Korea
    • /
    • v.16 no.4
    • /
    • pp.432-442
    • /
    • 2012
  • In this paper, we propose, analyze and simulate the performances of some new plasmonic logic gates in two dimensional plasmonic waveguides with nanodisk resonators, using the numerical method of finite difference time domain (FDTD). These gates, including XOR, XNOR, NAND, and NOT, can provide the highly integrated optical logic circuits. Also, by cascading and combining these basic logic gates, any logic operation can be realized. These devices can be utilized significantly in optical processing and telecommunication devices.

Efficient Integrated Design of AES Crypto Engine Based on Unified Data-Path Architecture (단일 데이터패스 구조에 기반한 AES 암호화 및 복호화 엔진의 효율적인 통합설계)

  • Jeong, Chan-Bok;Moon, Yong-Ho
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.7 no.3
    • /
    • pp.121-127
    • /
    • 2012
  • An integrated crypto engine for encryption and decryption of AES algorithm based on unified data-path architecture is efficiently designed and implemented in this paper. In order to unify the design of encryption and decryption, internal steps in single round is adjusted so as to operate with columns after row operation is completed and efficient method for a buffer is developed to simplify the Shift Rows operation. Also, only one S-box is used for both key expansion and crypto operation and Key-Box saving expended key is introduced provide the key required in encryption and decryption. The functional simulation based on ModelSim simulator shows that 164 clocks are required to process the data of 128bits in the proposed engine. In addition, the proposed engine is implemented with 6,801 gates by using Xilinx Synthesizer. This demonstrate that 40% gates savings is achieved in the proposed engine, compared to individual designs of encryption and decryption engine.

Design Method of Current Mode Logic Gates for High Performance LTPS TFT Digital Circuits (LTPS TFT 논리회로 성능향상을 위한 전류모드 논리게이트의 설계 방법)

  • Lee, J.C.;Jeong, J.Y.
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.9
    • /
    • pp.54-58
    • /
    • 2007
  • Development of high performance LTPS TFTs contributed to open up new SOP technology with various digital circuits integrated in display panels. This work introduces the current mode logic(CML) gate design method with which one can replace slow CMOS logic gates. The CML inverter exhibited small logic swing, fast response with high power consumption. But the power consumption became compatible with CMOS gates at higher clock speed. Due to small current values in CML, layout area is smaller than the CMOS counterpart even though CML uses larger number of devices. CML exhibited higher noise immunity thanks to its non-inverting and inverting outputs. Multi-input NAND/AND and NOR/OR gates were implemented by the same circuit architecture with different input confirugation. Same holds for MUX and XNOR/XOR CML gates. We concluded that the CML gates can be designed with few simple circuits and they can improve power consumption, chip area, and speed of operation.