1 |
C. K. Koc, and B. Sunar, Low-Complexity Bit Parallel Canonical and Normal Basis Multipliers for a Class of Finite Fields, IEEE Trans. on Computer, vol. 47, no. 3, pp. 353-356. Mar. 1988
DOI
ScienceOn
|
2 |
C. Y. Lee, E. H. Lu, 'Low-Complexity Bit-Parallel Systolic Architecture for Computing in a Class of Finite Field ,' IEEE Trans. Comput., vol. 48, No. 5, May 2001
|
3 |
C. Y. Lee, J. Y. Lee, Bit-Parallel Systolic Multipliers for Fields Defined by All-One and Equally Spaced Polynomials, IEEE Trans. Computers, vol. 50, No. 5, pp.385-393, May 2001
DOI
ScienceOn
|
4 |
C. S. Yeh, I.S. Reed, and T. K. Truong, Systolic Multipliers for Finite Fields , IEEE Trans. on Computers, vol. 33, no. 4, pp. 357-360, Apr. 1984
DOI
ScienceOn
|
5 |
변기영, '시스템 복잡도 개선을 위한 AOP 기반의 병렬 유한체 승산기' 한국통신학회 논문지 2003년 04월 Vol.29 No.3A
|
6 |
B. Sunar and C. K. Koc, Mastrovito Multiplier for All Trinomials, IEEE Trans. on Computers, vol. C-48, No.5, pp. 522-527, May 1999
|
7 |
T. Itoh, and S. Tsujii, 'Structure of Parallel Multipliers for a Class of Fields ,' Information and Computation, vol. 83, pp. 21-40, 1989
DOI
|
8 |
E. D. Mastrovito, VLSI Architectures for Computation in Galois Fields, Ph.D thesis, Dept. of Electrical Eng. of Linkoping Univ., Sweden, 1991
|
9 |
G. L. Feng, A VLSI Architecture for Fast Inversion in , IEEE Trans. on Computers, vol. 38, no. 10, Oct. 1989
|