• 한국정보통신설비학회:학술대회논문집
• /
• 2006.08a
• /
• pp.280-287
• /
• 2006

Advent of the new European satellite positioning system, Galileo will result in development of new satellite receivers such as, GPS/Galileo dual mode receiver. Furthermore, a new GNSS satellite receiver would be required to be self-reconfigured to certain navigational environments like, indoor, high interference, integrity, etc. In this paper, design and implementation issue of a FPGA based flexible GNSS receiver which gets navigation solution using L1 band signals of GPS and Galileo simultaneously is addressed.

• Proceedings of the Korean Institute of Navigation and Port Research Conference
• /
• v.2
• /
• pp.285-289
• /
• 2006

In this paper, a design and implementation of GPS/Galileo software receiver is given. As a GPS receiver, it is able to perform every function of receiver such as acquisition, code and carrier tracking, navigation bit extraction, navigation data decoding, pseudorange calculations, and position calculations. A method to acquire and track the Galileo BOC(1,1) signal is also required because the correlation of BOC(1,1) signal has multiple peaks different from that of GPS signal. Therefore, a method to detect the main-peak in correlation function of BOC signal is required to avoid false acquisition. In this paper, very-early, very late correlation is implemented to track the correct main peak. The performance of implemented GPS/Galileo software receiver with BOC(1,1) signal tracking feature is evaluated with GPS/Galileo IF signal generator.

• Journal of the Korean Society for Aeronautical & Space Sciences
• /
• v.38 no.10
• /
• pp.979-984
• /
• 2010

The users who use a combined GPS/Galileo receiver will benefit from an improved availability of the combined system and a reduced dependence on one particular positioning system. However, these users must solve the problem of an offset between the time scales of GPS and Galileo (GGTO). GGTO must be analyzed for not only a navigation system but also a timing system requesting precise time service. This paper analyzes the interoperability problem in a combined GPS/Galileo timing receiver and estimates the timing performance under various assumptions. The GPS real measurements were collected by using the commercial timing receiver from Ashtech Ltd. and the Galileo measurements were generated by a simulation software. A suitable test scenario set-up and the performance in a point of timing stability was evaluated.

• Journal of Institute of Control, Robotics and Systems
• /
• v.14 no.1
• /
• pp.7-12
• /
• 2008

A GNSS(Global Navigation Satellite System) using GPS provides us with very useful information concerning the positioning of users in many sectors such as transportation, social services, the justice system and customs services, public works, search and rescue systems and leisure. A GNSS using the Galileo satellite is due to work in 2008 and expected to be used in various fields such as aviation, marine transportation, land surveying, resources development precise agriculture, telemetics, and so on. In this paper, we discuss the implementation and testing of a combined GPS/Galileo receiver which we named KSTAR V1.0. Each tracking module of GPS/Galileo dual mode correlator has the five track arms which consist of Very Early code, Early code, Prompt code, late code, and Very late code. Each of 24 tracking modules can be assigned to GPS and/or Galileo signal by changing mode selection register. The basic correlator integration dump period is set to 1ms for GPS C/A code and fast Galileo signal tracking. The performance of the developed combined GPS/Galileo receiver was tested and evaluated using the IF (Intermediated Frequency)-level GPS/Galileo signal generator.

• Proceedings of the Korean Institute of Navigation and Port Research Conference
• /
• v.2
• /
• pp.391-394
• /
• 2006

The paper deals with the experimental GNSS receiver built at the Czech Technical University for experiments with the real GNSS signal. The receiver is based on software defined radio architecture. Receiver consists of the RF front end and a digital processor based on programmable logic. Receiver RF front end supports GPS L1, L2, L5, WAAS/EGNOS, GALILEO L1, E5A, E5B signals as well as GLONASS L1 and L2 signals. The digital processor is based on Field Programmable Gate Array (FPGA) which supports embedded processor. The receiver is used for various experiments with the GNSS signals like GPS L1/EGNOS receiver, GLONASS receiver and investigation of the EGNOS signal availability for a land mobile user. On the base of experimental GNSS receiver the GPS L1, L2, EGNOS receiver for railway application was designed. The experimental receiver is also used in GNSS monitoring station, which is independent monitoring facility providing also raw monitoring data of the GPS, EGNOS and Galileo systems via internet.

• Journal of Satellite, Information and Communications
• /
• v.5 no.1
• /
• pp.58-62
• /
• 2010

This paper presents the effects of RF performance parameters on the Galileo receiver design via simulation after reviewing the requirements of the Galileo receiver structure. At first, we considered the general requirements, structure and characteristics of the Galileo system. Then we designed the Galileo receiver focused on performance requirement of 16 dB C/N which is equal to 15 % Error Vector Magnitude(EVM) by using Advanced Design System(ADS) simulation program. In order to verify the function of Automatic Gain Control(AGC)), we measured the IF output power level by changing the input power level at the front - end of the receiver. We analyzed the performance degradation due to phase noise variations of Local Oscillator(LO) in the Galileo receiver through EVM when the minimum sensitivity level of -127 dBm is applied at the receiver. We also analyzed the performance degradation according to variable Analog-to-Digital Converter(ADC) bits within the Dynamic range, -92 ~ -139 dBm, which has been defined by gain range (-2.5 ~ +42.5 dB) in the AGC operation. The results clearly show that the performance of the Galileo receiver can be improved by increasing ADC bits and reducing Phase Noise of LO.

• Journal of Advanced Navigation Technology
• /
• v.13 no.3
• /
• pp.319-326
• /
• 2009

In this paper, the key technologies of Navigation receiver for GNSS sensor station are presented as a development result of a GNSS ground station in ETRI. A wide-band antenna and RF/IF components and SW signal processing unit to cover the GPS and Galileo signals for GNSS receiver are developed and its performance is verified by using GPS live signal and GNSS RF signal simulator from SpirentTM. We also gather GIOVE-A signal by using H/W antenna and RF/IF units in IF-level as sampling frequency and bit number, 112MHz and 8bits, respectively by using the developed wide-band antenna and RF/IF components. Data acquisition is done by using commercial data acquisition device from National Instrument TM. The gathered data is fed into SW receiver to process Galileo E1 to verify Galileo signal processing by Galileo live signal from GIOVE-A.

• Journal of Satellite, Information and Communications
• /
• v.6 no.1
• /
• pp.68-74
• /
• 2011

In this paper, we present the enhancement results such as availability and accuracy using the GPS L1 and Galileo E1 signal combination. To enhance the acquisition and tracking performance of signal processing in GNSS receiver. several tracking loops with integrator, discriminator, and loop filter module are applied. Also, this paper presents the performance comparison results between prototype receiver equipped with hardware board and software receiver. Also the tracking loop performance of real hardware receiver is verified by comparing with tracking accuracy, sensitivity occurred by the Spirent simulator. Especially, to process the Galileo E1 signal, it is used the a power early late type which is the typical type for DLL discriminator.

• Journal of Navigation and Port Research
• /
• v.38 no.4
• /
• pp.373-378
• /
• 2014

In order to prepare for recapitalization of differential GNSS (DGNSS) reference station and integrity monitor (RSIM) due to GNSS diversification, this paper focuses on differential correction algorithm using GPS/Galileo pesudorange. The technical standards on operation and broadcast of DGNSS RSIM are described as operation of differential GPS (DGPS) RSIM for conversion of DGNSS RSIM. Usually, in order to get the differential corrections of GNSS pesudorange, the system must know the real positions of satellites and user. Therefore, for calculating the position of Galileo satellites correctly, using the equation for calculating the SV position in Galileo ICD (Interface Control Document), it estimates the SV position based on Ephemeris data obtained from user receiver, and calculates the clock offset of satellite and user receiver, system time offset between GPS and Galileo, then determines the pseudorange corrections of GPS/Galileo. Based on a platform for performance verification connected with GPS/Galileo integrated signal simulator, it compared the PRC (pseudorange correction) errors of GPS and Galileo, analyzed the position errors of DGPS, DGalileo, and DGPS/DGalileo respectively. The proposed method was evaluated according to PRC errors and position accuracy at the simulation platform. When using the DGPS/DGalileo corrections, this paper could confirm that the results met the performance requirements of the RTCM.

• Journal of Satellite, Information and Communications
• /
• v.4 no.1
• /
• pp.36-44
• /
• 2009

The key technologies of GNSS receiver for GNSS sensor station are under development as a part of a GNSS ground station in ETRI. This paper presents the GNSS receiver implementation and signal processing result which is implemented based on FPGA to process the Galileo E1 and E5 signal. To verify the working and performance for GNSS receiver which is implemented based on FPGA, live signal received from GIOVE-B which is second test satellite is used. We gather GIOVE-B signal by using prototyping antenna and RF/IF units including IF-component. To verify Galileo E1 and E5 signal processing function from GIOVE-B, FPGA based signal processing module is implemented as a prototyping hardware board.