• Title/Summary/Keyword: Flow Control Instruction

Search Result 31, Processing Time 0.023 seconds

Effect of Augmented Reality Contents Based Instruction on Academic Achievement, Interest and Flow of Learning (증강현실 콘텐츠 기반 수업이 학업성취, 학습흥미, 몰입에 미치는 효과)

  • Noh, Kyung-Hee;Jee, Hyung-Keun;Lim, Suk-Hyun
    • The Journal of the Korea Contents Association
    • /
    • v.10 no.2
    • /
    • pp.1-13
    • /
    • 2010
  • The purpose of this experimental study is to find out the effect of augmented reality contents based instruction on academic achievement, interest and flow of learning. The subjects were 142 students of five classes, sampled from 6th graders of an elementary school. Three classes(86 students) were taught by augmented reality based instruction and the other two classes(56 students) were taught by textbook based instruction for 2 weeks. The experimental design of the study was the pretest-posttest control group design. The results are summarized as follows: First, there is a significant difference in academic achievement between two groups. Augmented reality based instruction group accomplished higher achievement than textbook based instruction group. Second, there is no significant difference in general interest of learning between two groups. But in the interest of lessons taken by students themselves, augmented reality based instruction is more effective than textbook based instruction. Finally, there is a significant difference in learning flow between two groups. Augmented reality based instruction group showed higher learning flow than textbook based instruction group.

Bounding Worst-Case Performance for Multi-Core Processors with Shared L2 Instruction Caches

  • Yan, Jun;Zhang, Wei
    • Journal of Computing Science and Engineering
    • /
    • v.5 no.1
    • /
    • pp.1-18
    • /
    • 2011
  • As the first step toward real-time multi-core computing, this paper presents a novel approach to bounding the worst-case performance for threads running on multi-core processors with shared L2 instruction caches. The idea of our approach is to compute the worst-case instruction access interferences between different threads based on the program control flow information of each thread, which can be statically analyzed. Our experiments indicate that the proposed approach can reasonably estimate the worst-case shared L2 instruction cache misses by considering the inter-thread instruction conflicts. Also, the worst-case execution time (WCET) of applications running on multi-core processors estimated by our approach is much better than the estimation by simply assuming all L2 instruction accesses are misses.

Software Attack Detection Method by Validation of Flow Control Instruction’s Target Address (실행 제어 명령어의 목적 주소 검증을 통한 소프트웨어 공격 탐지 기법)

  • Choi Myeong-Ryeol;Park Sang-Seo;Park Jong-Wook;Lee Kyoon-Ha
    • The KIPS Transactions:PartC
    • /
    • v.13C no.4 s.107
    • /
    • pp.397-404
    • /
    • 2006
  • Successful software attacks require both injecting malicious code into a program's address space and altering the program's flow control to the injected code. Code section can not be changed at program's runtime, so malicious code must be injected into data section. Detoured flow control into data section is a signal of software attack. We propose a new software attack detection method which verify the target address of CALL, JMP, RET instructions, which alter program's flow control, and detect a software attack when the address is not in code section. Proposed method can detect all change of flow control related data, not only program's return address but also function pointer, buffer of longjmp() function and old base pointer, so it can detect the more attacks.

Study on the Effect of Augmented Reality Contents-Based Instruction for Adult Learners on Academic Achievement, Interest and Flow (증강현실을 활용한 IT 교육 콘텐츠가 성인 학습자의 학업 성취와 학습 흥미 및 몰입에 미치는 영향)

  • Lee, Heejun;Cha, Sang-An;Kwon, Hae-Na
    • The Journal of the Korea Contents Association
    • /
    • v.16 no.1
    • /
    • pp.424-437
    • /
    • 2016
  • The purpose of this study is to find out the effect of augmented reality contents based instruction for adult learners on academic achievement, interest and flow in learning. The subject populations were 80 students randomly sampled from an IT institute and they were evenly placed into two groups. One cell as an experimental group studied with augmented reality based contents and the other cell as a control group studied under textbook based instruction for two weeks. The experimental design of this study was the pre-posttest control group design. The results are summarized as follows: First, there was no significant difference in academic achievement between two groups. Second, the group studied with augmented reality based contents showed higher interest in learning than textbook based instruction group. Finally, there was a significant difference in flow in learning between two groups. The augment reality based instruction group showed higher scores of flow than the other group. The implication of this study is that augmented reality contents may have different effects for adult learners in academic achievement compared with younger learners.

Multicore Flow Processor with Wire-Speed Flow Admission Control

  • Doo, Kyeong-Hwan;Yoon, Bin-Yeong;Lee, Bhum-Cheol;Lee, Soon-Seok;Han, Man Soo;Kim, Whan-Woo
    • ETRI Journal
    • /
    • v.34 no.6
    • /
    • pp.827-837
    • /
    • 2012
  • We propose a flow admission control (FAC) for setting up a wire-speed connection for new flows based on their negotiated bandwidth. It also terminates a flow that does not have a packet transmitted within a certain period determined by the users. The FAC can be used to provide a reliable transmission of user datagram and transmission control protocol applications. If the period of flows can be set to a short time period, we can monitor active flows that carry a packet over networks during the flow period. Such powerful flow management can also be applied to security systems to detect a denial-of-service attack. We implement a network processor called a flow management network processor (FMNP), which is the second generation of the device that supports FAC. It has forty reduced instruction set computer core processors optimized for packet processing. It is fabricated in 65-nm CMOS technology and has a 40-Gbps process performance. We prove that a flow router equipped with an FMNP is better than legacy systems in terms of throughput and packet loss.

Compensation Logics of Controller in Korean Standard Super Critical Once Through Boiler

  • Kim, Eun-Gee
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2001.10a
    • /
    • pp.65.2-65
    • /
    • 2001
  • There are not only lots of controllers such as UMC(Unit Master Controller), BMC(Boiler Master Controller), Fuel Flow controller, Air flow controller, Feed water flow controller, S/H R/H Temperature controller and so on, but also compensation controller such as BTU compensator, Fuel/Water ratio controller and O2 Co controller to take automatic control in the super critical once through boiler. It is important to make complete automation of boiler to use the compensation controller like BTU compensator. For example, In case of some boiler condition, operator has to change combustion parameter for changing the coal, on the contrary BTU compensator can calculate set value of the fuel flow and reset the fuel flow demand by itself. This paper shows us the logic and instruction regarding compensation controller of boiler that can be operated automatically.

  • PDF

The Effect of Anchored Instruction on Elementary School Students' Problem-solving in Algorithm Learning (앵커드 수업을 통한 알고리즘 학습이 초등학생의 문제해결력에 미치는 영향)

  • Choi, Seo-Kyung;Kim, Yung-Sik
    • The Journal of Korean Association of Computer Education
    • /
    • v.15 no.3
    • /
    • pp.1-10
    • /
    • 2012
  • The flow of computer education in modern knowledge and information society contains the computer science courses to cultivate the higher-level thinking abilities such as logical thinking skills, creativity, and problem-solving ability of learners. The purpose of this study is to recognize the need to promote the algorithmic thinking power to improve the problem solving ability of learners, to design the algorithm class based on the anchored instruction strategy for elementary school students and to verify the effectiveness. Anchored instruction model and cases are added to the class. Elementary school students were subjects and divided into a control group in which the traditional algorithm teaching method was conducted and an experimental group in which algorithm class was conducted applying anchored instruction. As results, an experimental group has shown improvements on problem solving compared to a control group.

  • PDF

Implementation of Digital Filters on Pipelined Processor with Multiple Accumulators and Internal Datapaths

  • Hong, Chun-Pyo
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.4 no.2
    • /
    • pp.44-50
    • /
    • 1999
  • This paper presents a set of techniques to automatically find rate optimal or near rate optimal implementation of shift-invariant flow graphs on pipelined processor, in which pipeline processor has multiple accumulators and internal datapaths. In such case, the problem to be addressed is the scheduling of multiple instruction streams which control all of the pipeline stages. The goal of an automatic scheduler in this context is to rearrange the order of instructions such that they are executed with minimum iteration period between successive iteration of defining flow graphs. The scheduling algorithm described in this paper also focuses on the problem of removing the hazards due to inter-instruction dependencies.

  • PDF

Performance improvement of single chip multiprocessor using concurrent branch execution (분기 동시 수행을 이용한 단일 칩 멀티프로세서의 성능 향상 기법)

  • Lee, Seung-Ryul;Jung, Jin-Ha;Choi, Jae-Hyeok;Choi, Sang-Bang
    • Proceedings of the IEEK Conference
    • /
    • 2006.06a
    • /
    • pp.723-724
    • /
    • 2006
  • Exploiting the instruction level parallelism encountered with the limit. Single chip multiprocessor was introduced to overcome the limit of traditional processor using the instruction level parallelism. Also, a branch miss prediction is one of the causes that reduce the processor performance. In order to overcome the problems, in this paper, we make single chip multiprocessor having the idle core execute the two control flow of conditional branch. This scheme is a kind of multi-path execution technique based on single chip multiprocessor architecture.

  • PDF

A Configurable Software-based Approach for Detecting CFEs Caused by Transient Faults

  • Liu, Wei;Ci, LinLin;Liu, LiPing
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.15 no.5
    • /
    • pp.1829-1846
    • /
    • 2021
  • Transient faults occur in computation units of a processor, which can cause control flow errors (CFEs) and compromise system reliability. The software-based methods perform illegal control flow detection by inserting redundant instructions and monitoring signature. However, the existing methods not only have drawbacks in terms of performance overhead, but also lack of configurability. We propose a configurable approach CCFCA for detecting CFEs. The configurability of CCFCA is implemented by analyzing the criticality of each region and tuning the detecting granularity. For critical regions, program blocks are divided according to space-time overhead and reliability constraints, so that protection intensity can be configured flexibly. For other regions, signature detection algorithms are only used in the first basic block and last basic block. This helps to improve the fault-tolerant efficiency of the CCFCA. At the same time, CCFCA also has the function of solving confusion and instruction self-detection. Our experimental results show that CCFCA incurs only 10.61% performance overhead on average for several C benchmark program and the average undetected error rate is only 9.29%. CCFCA has high error coverage and low overhead compared with similar algorithms. This helps to meet different cost requirements and reliability requirements.