• 제목/요약/키워드: Field Programmable Gate Array

검색결과 374건 처리시간 0.026초

Variable Step Size Maximum Power Point Tracker Using a Single Variable for Stand-alone Battery Storage PV Systems

  • Ahmed, Emad M.;Shoyama, Masahito
    • Journal of Power Electronics
    • /
    • 제11권2호
    • /
    • pp.218-227
    • /
    • 2011
  • The subject of variable step size maximum power point tracking (MPPT) algorithms has been addressed in the literature. However, most of the addressed algorithms tune the variable step size according to two variables: the photovoltaic (PV) array voltage ($V_{PV}$) and the PV array current ($I_{PV}$). Therefore, both the PV array current and voltage have to be measured. Recently, maximum power point trackers that arc based on a single variable ($I_{PV}$ or $V_{PV}$) have received a great deal of attention due to their simplicity and ease of implementation, when compared to other tracking techniques. In this paper, two methods have been proposed to design a variable step size MPPT algorithm using only a single current sensor for stand-alone battery storage PV systems. These methods utilize only the relationship between the PV array measured current and the converter duty cycle (D) to automatically adapt the step change in the duty cycle to reach the maximum power point (MPP) of the PV array. Detailed analyses and flowcharts of the proposed methods are included. Moreover, a comparison has been made between the proposed methods to investigate their performance in the transient and steady states. Finally, experimental results with field programmable gate arrays (FPGAs) are presented to verify the performance of the proposed methods.

FPGA를 사용한 radix-2 16 points FFT 알고리즘 가속기 구현 (Radix-2 16 Points FFT Algorithm Accelerator Implementation Using FPGA)

  • 이규섭;조성민;서승현
    • 정보보호학회논문지
    • /
    • 제34권1호
    • /
    • pp.11-19
    • /
    • 2024
  • 최근 신호처리, 암호학 등 다양한 분야에서 FFT(Fast Fourier Transform)의 활용이 증가함에 따라 최적화 연구의 중요성이 대두되고 있다. 본 논문에서는 FPGA(Field Programmable Gate Array) 하드웨어를 사용하여 radix-2 16 points FFT 알고리즘을 기존 연구들보다 빠르고 효율적으로 처리하는 가속기 구현 연구에 대해 기술한다. FPGA가 갖는 병렬처리 및 파이프라이닝 등의 하드웨어 이점을 활용하여 PL(Programmable Logic) 파트에서 Verilog 언어를 통해 FFT Logic을 설계 및 구현한다. 이후 PL 파트에서의 처리 시간 비교를 위해 PS(Processing System) 파트에서 Zynq 프로세서만을 사용하여 구현 후, 연산 시간을 비교한다. 또한 관련 연구와의 비교를 통해 본 구현 방법의 연산 시간 및 리소스 사용의 효율성을 보인다.

Development of a General Purpose PID Motion Controller Using a Field Programmable Gate Array

  • Kim, Sung-Su;Jung, Seul
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 2003년도 ICCAS
    • /
    • pp.360-365
    • /
    • 2003
  • In this paper, we have developed a general purpose motion controller using an FPGA(Field Programmable Gate Array). The multi-PID controllers on a single chip are implemented as a system-on-chip for multi-axis motion control. We also develop a PC GUI for an efficient interface control. Comparing with the commercial motion controller LM 629 it has multi-independent PID controllers so that it has several advantages such as space effectiveness, low cost and lower power consumption. In order to test the performance of the proposed controller, robot finger is controlled. The robot finger has three fingers with 2 joints each. Finger movements show that position tracking was very effective. Another experiment of balancing an inverted pendulum on a cart has been conducted to show the generality of the proposed FPGA PID controller. The controller has well maintained the balance of the pendulum.

  • PDF

FPGA Implementation of LSB-Based Steganography

  • Vinh, Quang Do;Koo, Insoo
    • Journal of information and communication convergence engineering
    • /
    • 제15권3호
    • /
    • pp.151-159
    • /
    • 2017
  • Steganography, which is popular as an image processing technology, is the art of using digital images to hide a secret message in such a way that its existence can only be discovered by the sender and the intended receiver. This technique has the advantage of concealing secret information in a cover medium without drawing attention to it, unlike cryptography, which tries to convert data into something messy or meaningless. In this paper, we propose two efficient least significant bit (LSB)-based steganography techniques for designing an image-based steganography system on chip using hardware description language (HDL). The proposed techniques manipulate the LSB plane of the cover image to embed text inside it. The output of these algorithms is a stego-image which has the same quality as that of the original image. We also implement the proposed techniques using the Altera field programmable gate array (FPGA) and Quartus II design software.

원격조종장치를 위한 마이크로코드방식의 출력펄스발생회로 (Microcode-based Output Pulse Generation for Remote Controller Application)

  • 장현수;조경록;유영갑
    • 한국통신학회논문지
    • /
    • 제18권10호
    • /
    • pp.1527-1536
    • /
    • 1993
  • 일반 가전제품, 자동화장치등에 널리 채용된 원격조종기(리모콘)의 응용범위는 더욱 보편화되면서 기능이 다양해지고 있다. 본 논문에서는 다양한 기능에 대응할 수 있는 원격조종기의 새로운 송신회로를 제시하고 있다. 이 회로는 마이크로코드 방식을 채택하여 코드의 변환과 확장, 그리고 펄스폭을 프로그램할 수 있게 하였으며, 프로세싱 회로를 제거하여 소형차가 쉽도록 하였다. 이 회로는 FPGA(Field Programmable Gate Array)를 사용하여 구현하였고 성공적인 동작이 확인되었다.

  • PDF

고정밀전원장치를 위한 디지털 제어기 개발 (Development of the Digital Controller for High Precision Digital Power Supply)

  • 하기만;이성근;김윤식
    • 한국마린엔지니어링학회:학술대회논문집
    • /
    • 한국마린엔지니어링학회 2006년도 전기학술대회논문집
    • /
    • pp.249-250
    • /
    • 2006
  • In this paper, hardware design and implementation of digital controller for the High Precision Digital Power Supply (HPDPS) based on Digital Signal Processor (DSP) and Field Programmable Gate Array (FPGA) is presented. Developed digital controller is composed of high resolution Digital Pulse Width Modulation (DPWM) and high resolution analog to digital converter circuit with anti-aliasing filter. And Digital Signal Processor (DSP) has the capability of a few micro-second calculation time for one feedback loop. 32-bit DSP and DPWM with 150[ps] step resolution is used to implement the HPDPS. Also 18-bit 2 mega sample per second ADC board is adopted for the developed digital controller. Also, hardware structure of the developed digital controller and experimental results of the first prototype board for HPDPS is described.

  • PDF

디지털 기술의 알고리즘에 관한 연구 (A Study of Algorithm for Digital Technology)

  • 윤충모;김재진
    • 디지털콘텐츠학회 논문지
    • /
    • 제10권4호
    • /
    • pp.633-637
    • /
    • 2009
  • 본 논문은 소모 전력 계산을 위해 회로를 구현하고자 FPGA 기술 매핑을 위한 소모 전력을 고려한 재사용 모듈 생성 알고리즘과 FPGA 기술 매핑을 위해 사용되는 재사용 모듈에 대해 소모 전력을 고려하여 RT 라이브러리를 생성하는 알고리즘을 제안한다. 소모 전력 계산을 위해 회로를 구현하고자 하는 FPGA를 선정한다. 선정된 FPGA를 구성하고 있는 LUT의 조건을 고려하여 전체 소모 전력이 최소가 되도록 기술 매핑을 수행한다. 이러한 정보를 이용하여 할당된 결과의 모듈들 중에서 주어진 소모 전력에 맞는 모듈을 선정하여 회로를 구현한다.

  • PDF

FPGA를 이용한 범용 모션 컨트롤러의 개발 (Development of a General Purpose Motion Controller Using a Field Programmable Gate Array)

  • 김성수;정슬
    • 제어로봇시스템학회논문지
    • /
    • 제10권1호
    • /
    • pp.73-80
    • /
    • 2004
  • We have developed a general purpose motion controller using an FPGA(Field Programmable Gate Array). The multi-PID controllers and GUI are implemented as a system-on-chip for multi-axis motion control. Comparing with the commercial motion controller LM 629, since it has multi-independent PID controllers, we have several advantages such as space effectiveness, low cost and lower power consumption. In order to test the performance of the proposed controller, motion of the robot hand is controlled. The robot hand has three fingers with 2 joints each. Finger movements show that tracking was very effective. Another experiment of balancing an inverted pendulum on a cart has been conducted to show the generality of the proposed FPGA PID controller. The controller has well maintained the balance of the pendulum.

Hardware Implementation of a Neural Network Controller with an MCU and an FPGA for Nonlinear Systems

  • Kim Sung-Su;Jung Seul
    • International Journal of Control, Automation, and Systems
    • /
    • 제4권5호
    • /
    • pp.567-574
    • /
    • 2006
  • This paper presents the hardware implementation of a neural network controller for a nonlinear system with a micro-controller unit (MCU) and a field programmable gate array (FPGA) chip. As an on-line learning algorithm of a neural network, the reference compensation technique has been implemented on an MCU, while PID controllers with other functions such as counters and PWM generators are implemented on an FPGA chip. Interface between an MCU and a field programmable gate array (FPGA) chip has been developed to complete hardware implementation of a neural controller. The developed neural control hardware has been tested for balancing the inverted pendulum while controlling a desired trajectory of a cart as a nonlinear system.

DSSS 수신기에서 동기탐색을 위한 고속 정합필터 (A High-Speed Matched Filter for Searching Synchronization in DSSS Receiver)

  • 송명렬
    • 한국통신학회논문지
    • /
    • 제27권10C호
    • /
    • pp.999-1007
    • /
    • 2002
  • 본 논문에서는 DSSS (Direct Sequence Spread Spectrum) 수신기에서 초기동기 탐색에 사용될 수 있는 정합필터에 대해서 연구하였다. 하드웨어기술언어 (HDL)로 정합필터를 구현하기 위한 모델이 제시되었다. 제안된 모델은 고속 처리를 위해 병렬처리와 파이프라인 구조를 기반으로 하는데 환형버퍼, 곱셈기, 덧셈기, 코드참조표 등으로 구성되어 있다. 제안된 모델에 대해 성능을 분석하였고 일반적인 DSP (Digital Signal Processor)로 구현할 경우와 비교하였다. 제안된 모델을 FPGA (Field Programmable Gate Array)상에 구현하였고 타이밍 시뮬레이션 결과를 통해서 동작을 검증하였다.