• 제목/요약/키워드: Fault Locator

검색결과 17건 처리시간 0.019초

고장점 탐색 장치를 위한 H/W 설계 (H/W Design for Fault Location System on Underground Power Cable System)

  • 이재덕;류희석;정동학;최상봉;남기영;정성환;김대경
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2005년도 제36회 하계학술대회 논문집 A
    • /
    • pp.709-711
    • /
    • 2005
  • Developing fault location system for underground power cable which can detect its fault location exactly require very high speed data acquisition and signal processing capability. We are developing fault location system which is different from conventional fault locator. This fault location system monitor underground power cable by using on-line speed current sensor and if there are an accident, it record its transient signal and calculate fault location by analyzing it. Signals which acquired when power cable fault arise, showed transient characteristics and its frequency band is very hish. So, to develop fault location system, we designed special high speed data acquisition and signal processing board. In this thesis, we describe on data acquisition and signal processing H/W design for fault location system on underground power cable.

  • PDF

진행파 모드 분해 기법을 이용한 고속 고장점 표정 (A fast fault location method using modal decomposition technique of traveling wave)

  • 조경래;홍준희;김성수;강용철;박종근
    • 대한전기학회논문지
    • /
    • 제45권2호
    • /
    • pp.167-174
    • /
    • 1996
  • In this paper, a fault location algorithm is presented, which uses novel signal processing techniques and takes a new paradigm to overcome some drawbacks of the conventional methods. This new method for fault location on electric power transmission lines uses only one-terminal fault signals. The main feature of the method is hat it uses the high frequency components in fault signal and considers the influence of the source network by using a traveling wave propagation characteristics. As a result, we can develop a high speed, good accuracy fault locator.

  • PDF

1회선 송전선로 단락사고의 개선된 고장점 표정기법 (Enhanced Fault Location Algorithm for Short Faults of Transmission Line)

  • 이경민;박철원
    • 전기학회논문지
    • /
    • 제65권6호
    • /
    • pp.955-961
    • /
    • 2016
  • Fault location estimation is an important element for rapid recovery of power system when fault occur in transmission line. In order to calculate line impedance, most of fault location algorithm uses by measuring relaying waveform using DFT. So if there is a calculation error due to the influence of phasor by DC offset component, due to large vibration by line impedance computation, abnormal and non-operation of fault locator can be issue. It is very important to implement the robust fault location algorithm that is not affected by DC offset component. This paper describes an enhanced fault location algorithm based on the DC offset elimination filter to minimize the effects of DC offset on a long transmission line. The proposed DC offset elimination filter has not need any erstwhile information. The phase angle delay of the proposed DC offset filter did not occurred and the gain error was not found. The enhanced fault location algorithm uses DFT filter as well as the proposed DC offset filter. The behavior of the proposed fault location algorithm using off-line simulation has been verified by data about several fault conditions generated by the ATP simulation program.

병행 2회선 송전선로의 선간단락시 고장점 표정의 개선에 관한 연구 (A Study on Advanced Fault Locating for Short Fault of a Double Circuit Transmission Line)

  • 박유영;박철원
    • 조명전기설비학회논문지
    • /
    • 제30권1호
    • /
    • pp.28-37
    • /
    • 2016
  • Fault locating is an important element to minimize the damage of power system. The computation error of fault locator may occur by the influence of the DC offset component during phasor extraction. In order to minimize the bad effects of DC offset component, this paper presents an improved fault location algorithm based on a DC offset removal filter for short fault in a double circuit transmission line. We have modeled a 154kV double circuit transmission line by the ATP software to demonstrate the effectiveness of the proposed fault locating algorithm. The line to line short faults were simulated and then collected simulation data was used. It can be seen that the error rate of fault locating estimation by the proposed algorithm decreases than the error rate of fault locating estimation by conventional algorithm.

AT 급전계통 고장 모의시험장치를 활용한 임피던스 계전방식의 성능검증 (Performance verification on the Impedance Relay Method using Failure Simulator of AT Feeding System)

  • 김완일;이계승;정노건;김재문
    • 전기학회논문지
    • /
    • 제67권2호
    • /
    • pp.325-330
    • /
    • 2018
  • In this paper, we investigated the impedance method for searching fault detection point in case of an accident in the AC electric railway AT feeding system. For this purpose, simulation circuit modeling and prototype hardware are made based on the known numerical analysis. As a result of simulation modeling of the feeding system based on the numerical analysis of the impedance method confirmed that the modeling was properly implemented with an average error rate of 0.07%. Also, as a result of fault event by hardware simulator, it was confirmed that the breaker operation time is shortened and the fault current is decreased while the voltage is close to the supply voltage in the transient state as the point of the fault accident moves away from the substation(SS).

전기철도 급전계통 임피던스 분석장치 개발 (Development of Power System Impedance Analyzer on the Electric Railway)

  • 이장무;창상훈;한문섭;오광해
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1998년도 하계학술대회 논문집 A
    • /
    • pp.387-389
    • /
    • 1998
  • For the continuous and exact measurement of load impedance of AC power system on the electric railway, this paper presents a method to show the load area to resistance(R)-reactance(X) plane of impedance plane. The load area is presented in terms of impedance which is in the ratio of voltage and current continuously measured and impedance plane indicates the protection area of fault locator. The proposed method is verified its reasonability by computer simulation, and using this method we will develop the power system impedance analyser which is available actual application.

  • PDF

변전소와 차량간의 동기화를 통한 실시간 전차선로 임피던스 예측 기법 연구 (A Study on Real Time Catenary Impedance Estimation Technique using the Synchronized Measuring Data between Substation and Train)

  • 정호성
    • 전기학회논문지
    • /
    • 제62권10호
    • /
    • pp.1458-1464
    • /
    • 2013
  • This paper proposed a new real time catenary impedance estimation technique using synchronized power data from the measured data of operating vehicle and substation for catenary protective relay and fault locator setting. This paper presented estimation equation of catenary impedance using synchronized power data between substation and vehicle of AT feeding system for the performance verification of the proposed technique. Also AC feeding system is modeled through power analysis program and performance was verified through simulation according to various load changes. We verified that average 2.38%(distance equivalent 23.8 m) error appeared between the proposed estimation equation of catenary impedance and power analysis program simulation output in no connection double track system between up track and down track. Furthermore, We confirmed that estimation error is bigger depending on the increasing the distance from substation and vehicle impedance using only using vehicle current when calculating vehicle impedance in connection double track system between up track and down track. But, We confirmed that the proposed technique estimated accurately catenary impedance regardless of vehicle impedance and distance from substation.