• Speech Sciences
• /
• v.10 no.2
• /
• pp.85-95
• /
• 2003

In speech signal processing, it is very important to detect the pitch exactly in speech recognition, synthesis and analysis. If we exactly pitch detect in speech signal, in the analysis, we can use the pitch to obtain properly the vocal tract parameter. It can be used to easily change or to maintain the naturalness and intelligibility of quality in speech synthesis and to eliminate the personality for speaker-independence in speech recognition. In this paper, we proposed a new pitch detection algorithm. First, positive center clipping is process by using the incline of speech in order to emphasize pitch period with a glottal component of removed vocal tract characteristic in time domain. And rough formant envelope is computed through peak-fitting spectrum of original speech signal infrequence domain. Using the roughed formant envelope, obtain the smoothed formant envelope through calculate the linear interpolation. As well get the flattened harmonics waveform with the algebra difference between spectrum of original speech signal and smoothed formant envelope. Inverse fast fourier transform (IFFT) compute this flattened harmonics. After all, we obtain Residual signal which is removed vocal tract element. The performance was compared with LPC and Cepstrum, ACF. Owing to this algorithm, we have obtained the pitch information improved the accuracy of pitch detection and gross error rate is reduced in voice speech region and in transition region of changing the phoneme.

• Journal of the Korean Institute of Intelligent Systems
• /
• v.9 no.4
• /
• pp.426-435
• /
• 1999

A high impedance fault(HIF) is one of the serious problems facing the electric utility industry today. Because of the high impedance of a downed conductor under some conditions these faults are not easily detected by over-current based protection devices and can cause fires and personal hazard. In this paper a new method for detection of HIF which uses adaptive neuro-fuzzy inference system (ANFIS) is proposed. Since arcing fault current shows different changes during high and low voltage portion of conductor voltage waveform we firstly divided one cycle of fault current into equal spanned four data windows according to the mangnitude of conductor voltage. Fast fourier transform(FFT) is applied to each data window and the frequency spectrum of current waveform are chosen asinputs of ANFIS after input selection method is preprocessed. Using staged fault and normal data ANFIS is trained to discriminate between normal and HIF status by hybrid learning algorithm. This algorithm adapted gradient descent and least square method and shows rapid convergence speed and improved convergence error. The proposed method represent good performance when applied to staged fault data and HIFLL(high impedance like load)such as arc-welder.

• Transactions on Electrical and Electronic Materials
• /
• v.9 no.1
• /
• pp.38-43
• /
• 2008

Using an arterial pressure-volume (APV) model, we performed an analysis of the conventional blood pressure estimation method using an oscillometric sphygmomanometer with computer simulation. Traditionally, the maximum amplitude algorithm (MAA) has been applied to the oscillation waveforms of the APV model to obtain the mean arterial pressure and the characteristic ratio. The estimation of mean arterial pressure and characteristic ratio was significantly affected by the shape of the blood pressure waveforms and the cutoff frequency of high-pass filter (HPF) circuitry. Experimental errors result from these effects when estimating blood pressure. To determine an algorithm independent of the influence of waveform shapes and parameters of HPF, the volume oscillation of the APV model and the phase shift of the oscillation with fast Fourier transform (FFT) were tested while increasing the cuff pressure from 1 mmHg to 200 mmHg (1 mmHg/s). The phase shift between ranges of volume oscillation was then only observed between the systolic and the diastolic blood pressures. The same results were obtained from simulations performed on two different arterial blood pressure waveforms and one hyperthermia waveform.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2007.06a
• /
• pp.179-183
• /
• 2007

This paper is to implement a low power frequency Shift Keying(FSK) receiver using Xilinx System Generator. The receiver incorporates a 16 point Fast Fourier Transform(FFT) for symbol detection. The design units of the receiver are digital designs for better efficiency and reliability. The receiver functions on one bit data processing and supports data rates 10kbps. In addition CORDIC algorithm is used for avoiding complex multiplications while computing FFT, multiplication of twiddle factor is substituted by rotators. The design and simulation of the receiver is carried out in Simulink, then the simulink model is translated to a hardware model to implement FPGA using Xilinx System Generator and to verify performance.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.18 no.9
• /
• pp.1090-1097
• /
• 2007

The multibeam surveillance radar is a state-of art of 3D radar technology. It applies the stacked beam-on-received realized by a digital beamformer. In this paper, a design concept of beamformer and a method of target altitude extraction for multibeam surveillance radar in the normal environmental condition considering no multipath situations are proposed and investigated. The extraction algorithm based on antenna sine space coordinated system in a FFT digital beamformer is described. The proposed algorithm is simulated by 1 look-up table data and confirmed to have consistent results in accordance with a variety of target altitudes and a full radar frequency range.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.15 no.3
• /
• pp.179-187
• /
• 2010

This paper proposes a new anti-islanding method for single-phase grid-connected photovoltaic (PV) systems using Goertzel algorithm. The proposed scheme is based on inducing increases or decreases of frequencies of load voltage and current that is in the form of existences or periodical variations of the reactive power components. The frequency detection is needed to apply this power variation method to the grid-connected power converter. The proposed method is able to get a fast detection for anti-islanding without the effect of harmonics and noises. The simulation and experiment results validate the effectiveness of the proposed method.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.34 no.1
• /
• pp.11-19
• /
• 2024

The increased utilization of the FFT in signal processing, cryptography, and various other fields has highlighted the importance of optimization. In this paper, we propose the implementation of an accelerator that processes the radix-2 16 points FFT algorithm more rapidly and efficiently than FFT implementation of existing studies, using FPGA(Field Programmable Gate Array) hardware. Leveraging the hardware advantages of FPGA, such as parallel processing and pipelining, we design and implement the FFT logic in the PL (Programmable Logic) part using the Verilog language. We implement the FFT using only the Zynq processor in the PS (Processing System) part, and compare the computation times of the implementation in the PL and PS part. Additionally, we demonstrate the efficiency of our implementation in terms of computation time and resource usage, in comparison with related works.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.52 no.2
• /
• pp.97-105
• /
• 2015

This paper discusses the implementation of Bruun's FFT on a SIMD processor. FFT is an algorithm used in digital signal processing area and its effective processing is important in the enhancement of signal processing performance. Bruun's FFT algorithm is one of fast Fourier transform algorithms based on recursive factorization. Compared to popular Cooley-Tukey algorithm, it is advantageous in computations because most of its operations are based on real number multiplications instead of complex ones. However it shows more complicated data alignment patterns and requires a larger memory for storing coefficient data in its implementation on a SIMD processor. According to our experiment result, in the processing of the FFT with 1024 complex input data on a SIMD processor, The Bruun's algorithm shows approximately 1.2 times higher throughput but uses approximately 4 times more memory (20 Kbyte) than the Cooley-Tukey algorithm. Therefore, in the case with loose constraints on silicon area, the Bruun's algorithm is proper for the processing of FFT on a SIMD processor.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.7 no.6
• /
• pp.1455-1461
• /
• 2012

MIMO-OFDM which is one of core techniques for the high-speed mobile communication system requires the efficient channel estimation method with low estimation error and computational complexity, for accurately receiving data. In this paper, we propose a channel estimation algorithm with low channel estimation error comparing with LS which is primarily employed to the MIMO-OFDM system, and with low computational complexity comparing with MMSE. The proposed algorithm estimates channel vectors based on the LMS adaptive algorithm in the time domain, and the estimated channel vector is sent to the detector after FFT. We also suggest a preamble architecture for the proposed MIMO-OFDM channel estimation algorithm. The computer simulation example is provided to illustrate the performance of the proposed algorithm.

• Journal of Power Electronics
• /
• v.11 no.2
• /
• pp.228-236
• /
• 2011

The ${\Delta}\;V_{10}$ or 10-Hz flicker index, as a common method of measurement of voltage flicker severity in power systems, requires a high computational cost and a large amount of memory. In this paper, for measuring the ${\Delta}\;V_{10}$ index, a new method based on the Adaline (adaptive linear neuron) system, the FFT (fast Fourier transform), and the PSO (particle swarm optimization) algorithm is proposed. In this method, for reducing the sampling frequency, calculations are carried out on the envelope of a power system voltage that contains a flicker component. Extracting the envelope of the voltage is implemented by the Adaline system. In addition, in order to increase the accuracy in computing the flicker components, the PSO algorithm is used for reducing the spectral leakage error in the FFT calculations. Therefore, the proposed method has a lower computational cost in FFT computation due to the use of a smaller sampling window. It also requires less memory since it uses the envelope of the power system voltage. Moreover, it shows more accuracy because the PSO algorithm is used in the determination of the flicker frequency and the corresponding amplitude. The sensitivity of the proposed method with respect to the main frequency drift is very low. The proposed algorithm is evaluated by simulations. The validity of the simulations is proven by the implementation of the algorithm with an ARM microcontroller-based digital system. Finally, its function is evaluated with real-time measurements.