Browse > Article
http://dx.doi.org/10.5573/ieie.2015.52.2.097

Acceleration of FFT on a SIMD Processor  

Lee, Juyeong (Dept. of Electronics and Communications Engineering, Kwangwoon Univ.)
Hong, Yong-Guen (Dept. of Electronics and Communications Engineering, Kwangwoon Univ.)
Lee, Hyunseok (Dept. of Electronics and Communications Engineering, Kwangwoon Univ.)
Publication Information
Journal of the Institute of Electronics and Information Engineers / v.52, no.2, 2015 , pp. 97-105 More about this Journal
Abstract
This paper discusses the implementation of Bruun's FFT on a SIMD processor. FFT is an algorithm used in digital signal processing area and its effective processing is important in the enhancement of signal processing performance. Bruun's FFT algorithm is one of fast Fourier transform algorithms based on recursive factorization. Compared to popular Cooley-Tukey algorithm, it is advantageous in computations because most of its operations are based on real number multiplications instead of complex ones. However it shows more complicated data alignment patterns and requires a larger memory for storing coefficient data in its implementation on a SIMD processor. According to our experiment result, in the processing of the FFT with 1024 complex input data on a SIMD processor, The Bruun's algorithm shows approximately 1.2 times higher throughput but uses approximately 4 times more memory (20 Kbyte) than the Cooley-Tukey algorithm. Therefore, in the case with loose constraints on silicon area, the Bruun's algorithm is proper for the processing of FFT on a SIMD processor.
Keywords
FFT; Bruun's FFT; SIMD Processor;
Citations & Related Records
연도 인용수 순위
  • Reference
1 James W. Cooley and John W. Tukey, An Algorithm for the Machine Calculation of Complex Fourier Series, Mathematics of computation 19.90, pp.297-301, 1965.   DOI   ScienceOn
2 S. C. Chan and K. L. Ho, On Indexing the Prime Factor Fast Fourier Transform Algorithm, IEEE Transactions on Circuits and Systems, Vol. 38, No, 8, pp.951-953, 1991.   DOI   ScienceOn
3 Georg Bruun, z-Transform DFT Filters and FFT's, IEEE Transactions on Acoustics, Speech, And Signal Processing, Vol. 26, NO. 1, February, 1978.
4 Rader, C.M., Discrete Fourier transforms when the number of data samples is prime, IEEE, Proceedings letters, No. 56, pp.1107-1108, 1968.
5 Wang Xu, Zhang Yan and Ding Shunying, A High Performance FFT Library with Single Instruction Multiple Data(SIMD) Architecture, IEEE, International Conference on ICECC, pp.630-633, September, 2011.
6 Ting Chen, Hengzhu Liu and Botao Zhang, A scalable, fixed-shuffling, parallel FFT butterfly processing architecture for SDR environment, IEICE Electronics Express, Vol.11, No.2, pp.1-9, 2014.
7 T. Chen, X. Pan, H. Liu and T. Wu, Rapid Prototype and Implementation of a High-Throughput and Flexible FFT ASIP Based on LISA 2.0, IEEE, 15th International Symposium on ISQED, 2014.
8 F. Yu, R. GE and Z. Wang, Efficient Utilization of Vector Registers to Improve FFT Performance on SIMD Microprocessors, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol.E960A, No.7, July, 2013.
9 Mittal Shashank. Efficient and High-Speed FFT Architectures for Software Defined Radio, Master Thesis. International Institute of Information Technology Hyderabad, INDIA, 2009.
10 Yuhang Wu, New FFT Structures Based on the Bruun Algorithm, IEEE Transactions On Acoustics, Speech. And Signal Processing, Vol. 38. No. 1, pp.188-191, January, 1990.   DOI   ScienceOn
11 Harold S. Stone, Parallel processing with the perfect shuffle, IEEE Transactions on Computers, Vol. 20, No. 2 pp.153-161, 1971.
12 Mittal, S., Area Efficient High Speed Architecture of Bruun's FFT for Software Defined Radio, IEEE, GLOBECOM '07, Global Telecommunications Conference, 2007.
13 C. Antonio, SSim - A Simple Discrete-Event Simulation Library(2012), Retrieved Febuary, 2012, from http://www.inf.usi.ch/carzaniga/ssim/index.html
14 Sehoon Yoo, A Reconfigurable Parallel Processor for Efficient Processing of Mobile Multimedia, Journal of the Institute of Electronics Engineers of Korea SD, Vol. 44, No. 10, pp.23-32, 2007.   과학기술학회마을
15 Kyeong-Seob Kim, Yun-Sub Lee, Byung-Cheol Yu, Control Unit Design and Implementation for SIMD Programmable Unified Shader, Journal of the Institute of Electronics Engineers of Korea SD, Vol. 48, No. 7, pp.37-47, 2011.   과학기술학회마을
16 Hillery C. Hunter, A new look at exploiting data parallelism in embedded systems, CASES '03 Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, pp.159-169, 2003.