• Title/Summary/Keyword: FFT(Frequency Fourier Transform)

Search Result 324, Processing Time 0.031 seconds

PAPR reduction of OFDM systems using H-SLM method with a multiplierless IFFT/FFT technique

  • Sivadas, Namitha A.
    • ETRI Journal
    • /
    • v.44 no.3
    • /
    • pp.379-388
    • /
    • 2022
  • This study proposes a novel low-complexity algorithm for computing inverse fast Fourier transform (IFFT)/fast Fourier transform (FFT) operations in binary phase shift keying-modulated orthogonal frequency division multiplexing (OFDM) communication systems without requiring any twiddle factor multiplications. The peak-to-average power ratio (PAPR) reduction capacity of an efficient PAPR reduction technique, that is, H-SLM method, is evaluated using the proposed IFFT algorithm without any complex multiplications, and the impact of oversampling factor for the accurate calculation of PAPR is analyzed. The power spectral density of an OFDM signal generated using the proposed multiplierless IFFT algorithm is also examined. Moreover, the bit-error-rate performance of the H-SLM technique with the proposed IFFT/FFT algorithm is compared with the classical methods. Simulation results show that the proposed IFFT/FFT algorithm used in the H-SLM method requires no complex multiplications, thereby minimizing power consumption as well as the area of IFFT/FFT processors used in OFDM communication systems.

Effect of Synchronization Errors on the Performance of Multicarrier CDMA Systems

  • Li Ying;Gui Xiang
    • Journal of Communications and Networks
    • /
    • v.8 no.1
    • /
    • pp.38-48
    • /
    • 2006
  • A synchronous multicarrier (MC) code-division multiple access (CDMA) system using inverse fast Fourier transform (IFFT) and fast Fourier transform (FFT) for the downlink mobile communication system operating in a frequency selective Rayleigh fading channel is analyzed. Both carrier frequency offset and timing offset are considered in the analysis. Bit error rate performance of the system with both equal gain combining and maximum ratio combining are obtained. The performance is compared to that of the conventional system using correlation receiver. It is shown that when subcarrier number is large, the system using IFFT/FFT has nearly the same performance as the conventional one, while when the sub carrier number is small, the system using IFFT/FFT will suffer slightly worse performance in the presence of carrier frequency offset.

Design and Comparison of the Pipelined IFFT/FFT modules for IEEE 802.11a OFDM System (IEEE 802.11a OFDM System을 위한 파이프라인 구조 IFFT/FFT 모듈의 설계와 비교)

  • 이창훈;김주현;강봉순
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.8 no.3
    • /
    • pp.570-576
    • /
    • 2004
  • In this paper, we design the IFFT/FFT (Inverse fast Fourier Transform/Fast Fourier Transform) modules for IEEE 802.11a-1999, which is a standard of the High-speed Wireless LAN using the OFDM (Orthogonal Frequency Division Multiplexing). The designed IFFT/FFT is the 64-point FFT to be compatible with IEEE 802.11a and the pipelined architecture which needs neither serial-to-parallel nor parallel-to-serial converter. We compare four types of IFFT/FFT modules for the hardware complexity and operation : R22SDF (Radix-2 Single-path Delay feedback), the R2SDF (Radix-2 Single-path Delay feedback), R2SDF (Radix-4 Single-path Delay Feedback), and R4SDC (Radix-4 Single-path Delay Commutator). In order to minimize the error, we design the IFFT/FFT module to operate with additional decimal parts after butterfly operation. In case of the R22SDF, the IFFT/FFT module has 44,747 gate counts excluding RAMs and the minimized error rate as compared with other types. And we know that the R22SDF has a small hardware structure as compared with other types.

Design and Performance Analysis of Zoom-FFT Based FMCW Radar Level Meter (Zoom-FFT 기반 FMCW 레이더 레벨미터의 설계 및 성능분석)

  • Sanjeewa, Nuwan;Kim, Won-Ho
    • Journal of Satellite, Information and Communications
    • /
    • v.9 no.2
    • /
    • pp.38-44
    • /
    • 2014
  • This paper presents design of a FMCW (Frequency Modulated Continuous Wave) level meter as well as simulation result of the designed system. The system is designed to measure maximum range of 20m since FMCW radar can be used for measuring short range distance. The distance is measured by analyzing the beat signal which is generated as result of mixing transmitting signal with the reflected received signal. The Fast Fourier Transform is applied to analyze the beat signal for calculating the displacement and Zoom FFT technique is used to minimize measurement error as well as increase the resolution of the measurement. The resolution of the measurement of the designed system in this paper is 2.2mm and bandwidth of 1.024GHz is used for simulation. Thus the simulation results are analyzed and compared in various conditions in order to get a comprehensive idea of frequency resolution and displacement resolution.

A Research on Low-power FFT(Fast Fourier Transform) Design for Multiband OFDM UWB(Ultra Wide Band) Communication System (Multiband OFDM UWB(Ultra Wide Band) 통신시스템을 위한 저전력 FFT(Fast Fourier-Transform) 설계에 관한 연구)

  • Ha, Jong-Ik;Kim, In-Soo;Min, Hyoung-Bok
    • Proceedings of the KIEE Conference
    • /
    • 2009.07a
    • /
    • pp.2119.1_2120.1
    • /
    • 2009
  • UWB(Ultra Wide Band)는 차세대 무선통신 기술로 무선 디지털펄스라고도 한다. GHz대의 주파수를 사용하면서도 초당 수천~수백만 회의 저출력 펄스로 이루어진 것이 큰 특징이다[1]. 기존 무선통신 기술의 양대 축인 IEEE 802.11과 블루투스 등에 비해 속도와 전력소모 등에서 월등히 앞서고 있으며, SoC(System on a Chip)의 저전력 구현에 대한 연구가 활발히 진행되고 있다. OFDM은 크게 FFT(Fast Fourier Transform) 블록, Interpolation /decimation 필터 블록, 비터비 블록, 변복조 블록, 등화기 블록 등으로 구성된다. 고속 시스템에서는 대역효율성이 우수한 OFDM(Orthogonal Frequency Division Multiplexing) 방식을 사용하고 있으며, OFDM 전송방식은 직렬로 입력되는 데이터 열을 병렬 데이터 열로 변환한 후에 부반송파에 실어 전송하는 방식이다. 이와 같은 병렬화와 부반송파를 곱하는 동작은 IFFT와 FFT로 구현이 가능한데, FFT 블록의 구현 비용과 전력소모를 줄이는 것이 핵심사항이라고 할 수 있다. 기존논문에서는 OFDM용 FFT 구조로 단일버터플라이연산자 구조, 파이프라인 구조, 병렬구조 등의 여러 구조가 제안되었다[2]. 본 논문에서는 Radix-8 FFT 알고리즘 기반의 New partial Arithmetic 저전력 FFT 구조를 제안하였다. 제안한 New partial Arithmetic 저전력 FFT구조는 곱셈기 대신 병렬 가산기를 이용 하여 지금까지 사용되는 FFT 구조보다 전력소모를 줄일 수 있음을 보였다.

  • PDF

High-throughput Low-complexity Mixed-radix FFT Processor using a Dual-path Shared Complex Constant Multiplier

  • Nguyen, Tram Thi Bao;Lee, Hanho
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.17 no.1
    • /
    • pp.101-109
    • /
    • 2017
  • This paper presents a high-throughput low-complexity 512-point eight-parallel mixed-radix multipath delay feedback (MDF) fast Fourier transform (FFT) processor architecture for orthogonal frequency division multiplexing (OFDM) applications. To decrease the number of twiddle factor (TF) multiplications, a mixed-radix $2^4/2^3$ FFT algorithm is adopted. Moreover, a dual-path shared canonical signed digit (CSD) complex constant multiplier using a multi-layer scheme is proposed for reducing the hardware complexity of the TF multiplication. The proposed FFT processor is implemented using TSMC 90-nm CMOS technology. The synthesis results demonstrate that the proposed FFT processor can lead to a 16% reduction in hardware complexity and higher throughput compared to conventional architectures.

Current to Voltage Converter for Low power OFDM modem (저전력 OFDM 모뎀 구현을 위한 IVC설계)

  • Kim, Seong-Kweon
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.3 no.2
    • /
    • pp.86-92
    • /
    • 2008
  • Othogonal Frequency Division Multiplexing(OFDM) has been taken notice of 4th generation communication method because it has a merit of high data rate(HDR). To realize HDR communication, The OFDM a s high efficient Fast-Fourier-Transform (FFT)/Inversion FFT (IFFT) processor. Currently OFDM is realized by Digital Signal Processor(DSP) but it consumes a lot of Power. Therefore, current-mode FFT LSI has been proposed for compensation of this demerit. In this paper, we propose IVC for current-mode FFT LSI. From the simulation result, the output value of IVC is more than 3V when the value of FFT Block output is more than $7.35{\mu}A$. The output value of IVC is lower than 0.5V when the value of FFT Block output is lower than $0.97{\mu}A$. Designed IVC Low-power Current mode FFT LSI will contribute to the operation of current-mode FFT LSI and the development of next generation wireless communication systems.

  • PDF

Low-power Butterfly Structure for DIT Radix-4 FFT Implementation (DIT Radix-4 FFT 구현을 위한 저전력 Butterfly 구조)

  • Jang, Young-Beom;Lee, Sang-Woo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.38A no.12
    • /
    • pp.1145-1147
    • /
    • 2013
  • There are two FFT(Fast Fourier Transform) algorithms, which are DIT(Decimation-In-Time) and DIF(Decimation-In- Frequency). Even the DIF algorithm is more widely used because of its various implementation architectures, the DIT structures have not been investigated. In this paper, the DIT Radix-4 algorithm is derived and its efficient butterfly structure is proposed for SoC(System on a Chip) implementation.

Prediction of Frictional behavior according to geometrical contact condition using FFT-based analysis (FFT해석을 이용한 기하학적 접촉조건에 따른 마찰거동예측)

  • 성인하;이형석;김대은
    • Proceedings of the Korean Society of Tribologists and Lubrication Engineers Conference
    • /
    • 2001.11a
    • /
    • pp.13-18
    • /
    • 2001
  • In this paper, FFT(Fast Fourier Transform) analysis of friction was suggested as a method to interpret the contact conditions. Micro-grooves with various dimensions were fabricated on the silicon surface to investigate the frictional behavior with respect to the change in geometrical contact condition. Frictional forces between micro-grooved surfaces and spheres modeled as surface asperities were measured using a micro-tribotester which was built inside a SEM(Scanning Electron Microscope). The experimental results show that the relative dimensions and distributions of contact asperities between two surfaces can be predicted by the power spectrum and the main frequency in FFT-based analysis of friction coefficient. Also, it was shown that the friction coefficient for multi-asperities was the result of the superposition of that for each asperity.

  • PDF

MB-OFDM UWB modem SoC design (MB-OFDM 방식 UWB 모뎀의 SoC칩 설계)

  • Kim, Do-Hoon;Lee, Hyeon-Seok;Cho, Jin-Woong;Seo, Kyeung-Hak
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.8C
    • /
    • pp.806-813
    • /
    • 2009
  • This paper presents a modem chip design for high-speed wireless communications. Among the high-speed communication technologies, we design the UWB (Ultra-Wideband) modem SoC (System-on-Chip) Chip based on a MB-OFDM scheme which uses wide frequency band and gives low frequency interference to other communication services. The baseband system of the modem SoC chip is designed according to the standard document published by WiMedia. The SoC chip consists of FFT/IFFT (Fast Fourier Transform/Inverse Fast Fourier Transform), transmitter, receiver, symbol synchronizer, frequency offset estimator, Viterbi decoder, and other receiving parts. The chip is designed using 90nm CMOS (Complementary Metal-Oxide-Semiconductor) procedure. The chip size is about 5mm x 5mm and was fab-out in July 20th, 2009.