• Proceedings of the KIEE Conference
• /
• 1995.07a
• /
• pp.131-133
• /
• 1995

Inductive high-Tc superconducting fault current limiter using YBCO superconducting ring in the secondary part has many advantages in power networks. It is based on the superconducting to normal transition and this paper describes its operational characteristics and experimental results, especially focused on the harmonic component analysis and recovery time. We fabricated and tested it under various conditions for the analysis of transient fault characteristics. And for the analysis of harmonics we used FFT methods. The superconducting ring was quenched in 240Arms and fault current was effectively limited to the lower current level. In addition, it was fast recovered when the fault condition was removed and after fault the system had odd harmonics.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.67 no.11
• /
• pp.1542-1548
• /
• 2018

When any faults occurred in electrical railway system, operators need to analysis it quickly and accurately. Existing COMTRADE based analysis tools are not enough to analysis faults occurred in electrical railway system. In this paper, it presents some functions to fault analysis for electrical railway system based on fault data formatted COMTRADE. These functions are implemented in PSCAD/EMTDC and it can be shown that analyzed results against actual electrical fault cases which were occurred in the electrical railway power system.

• Journal of Electrical Engineering and Technology
• /
• v.10 no.1
• /
• pp.102-108
• /
• 2015

This paper proposes a new fault isolation methodology for a smart protective device which plays an agent role on the smart grid distribution system with the distributed generation. It, by itself, determines accurately whether its protection zone is fault or not, identifies the fault zone and separates the fault zone through the exchange of fault information such as the current information and the voltage information with other protective devices using bi-directional communication capabilities on the smart grid distribution system. The heuristic rules are obtained from the structure and electrical characteristics determined according to the location of the fault and DG (Distributed Generation) when faults such as single-phase ground fault, phase-to-phase short fault and three-phase short fault occur on the smart grid distribution system with DG.

• Journal of Electrical Engineering and Technology
• /
• v.1 no.3
• /
• pp.279-286
• /
• 2006

A method for estimating the instantaneous phasor of a fault current signal is proposed for high-speed distance protection that is immune to a DC-offset. The method uses a modified notch filter in order to eliminate the power frequency component from the fault current signal. Since the output of the modified notch filter is the delayed DC-offset, delay compensation results in the same waveform as the original DC-offset. Subtracting the obtained DC-offset from the fault current signal yields a sinusoidal waveform, which becomes the real part of the instantaneous phasor. The imaginary part of the instantaneous phasor is based on the first difference of the fault current signal. Since a DC-offset also appears in the first difference, the DC-offset is removed trom the first difference using the results of the delay compensation. The performance of the proposed method was evaluated for a-phase to ground faults on a 345kV 100km overhead transmission line. The Electromagnetic Transient Program was utilized to generate fault current signals for different fault locations and fault inception angles. The performance evaluation showed that the proposed method can estimate the instantaneous phasor of a fault current signal with high speed and high accuracy.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.66 no.10
• /
• pp.1445-1453
• /
• 2017

In this paper, we propose a fault detection model based on multi-layer neural network using data mining technique for faults due to boiler tube leakage in a thermal power plant. Major measurement data related to faults are analyzed using statistical methods. Based on the analysis results, the number of input data of the proposed fault detection model is simplified. Then, each input data is clustering with normal data and fault data by applying K-Means algorithm, which is one of the data mining techniques. fault data were trained by the neural network and tested fault detection for boiler tube leakage fault.

• Journal of Electrical Engineering and Technology
• /
• v.8 no.4
• /
• pp.752-759
• /
• 2013

This paper proposes a method for fault diagnosis and fault-tolerant control of DC-link voltage sensor for two-stage three-phase grid-connected PV inverters. Generally, the front-end DC-DC boost converter tracks the maximum power point (MPP) of PV array and the rear-end DC-AC inverter is used to generate a sinusoidal output current and keep the DC-link voltage constant. In this system, a sensor is essential for power conversion. A sensor fault is detected when there is an error between the sensed and estimated values, which are obtained from a DC-link voltage sensorless algorithm. Fault-tolerant control is achieved by using the estimated values. A deadbeat current controller is used to meet the dynamic characteristic of the proposed algorithm. The proposed algorithm is validated by simulation and experiment results.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.15 no.2
• /
• pp.419-424
• /
• 2011

The system-on-board detectable and controllable the electrical fires due to ground fault(GF), arc fault and overload is implemented. The system IC for controlling and preventing the electrical fires is available to this system. The GF detection circuit for detecting the electrical leakage current, the arc fault detection circuit and the overload detection circuit controllable the input voltage for flowing the overload current are designed. The GF detection circuit and the arc fault detection circuit are good operated to the electrical leakage current and the arc signal, respectively. It is confirmed that the overload detection circuit has shown no erratic operation with the noise or the load variation and is only operated at the overload condition.

• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.65 no.1
• /
• pp.47-52
• /
• 2016

Fault location identification in the transmission line is an essential part of quick service restoration for maintaining a stable in power system. The application of digital schemes to protection IEDs has led to the development of digital fault locators. Normally, the impedance measurement had been used to for the location detection of transmission line faults. It is well known that the most accurate fault location scheme uses two-ended measurements. This paper deals with the complete design of a fault locator using GPS time-synchronized phasor for transmission line fault detection. The fault location algorithm uses the transmitted relaying signals from the two-ended terminal. The fault locator hardware consists of a Main Processor Unit, Analog Digital Processor Unit, Signal Interface Unit, and Power module. In this paper, sample real-time test cases using COMTRADE format of Omicron apparatus are included. We can see that the implemented fault locator identified all the test faults.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.65 no.6
• /
• pp.955-961
• /
• 2016

Fault location estimation is an important element for rapid recovery of power system when fault occur in transmission line. In order to calculate line impedance, most of fault location algorithm uses by measuring relaying waveform using DFT. So if there is a calculation error due to the influence of phasor by DC offset component, due to large vibration by line impedance computation, abnormal and non-operation of fault locator can be issue. It is very important to implement the robust fault location algorithm that is not affected by DC offset component. This paper describes an enhanced fault location algorithm based on the DC offset elimination filter to minimize the effects of DC offset on a long transmission line. The proposed DC offset elimination filter has not need any erstwhile information. The phase angle delay of the proposed DC offset filter did not occurred and the gain error was not found. The enhanced fault location algorithm uses DFT filter as well as the proposed DC offset filter. The behavior of the proposed fault location algorithm using off-line simulation has been verified by data about several fault conditions generated by the ATP simulation program.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.62 no.12
• /
• pp.1661-1667
• /
• 2013

This paper studies the dynamic irreversible demagnetization characteristics of an interior permanent magnet (PM) brushless DC motor with a stator turn fault. A new algorithm, which is a finite element method (FEM) combined with a line voltage equation of the motor, is developed to analyze irreversible demagnetization under dynamic and transient states and considers a stator turn fault. The input current, circulating current, magnetic distribution characteristics, and operating property of the PM, including the irreversible demagnetization in the fault state, are analyzed using this algorithm by considering the magnetic saturation effect. The feasibility of the proposed method confirmed from the analysis results is verified via an experiment. Through this fault analysis, we can accurately check the fault phenomena of a PM motor against the demagnetization fault for fault prevention.