• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.8 no.4
• /
• pp.1276-1291
• /
• 2014

In the field of visible light communication (VLC), light-emitting diodes (LEDs) are used for transmitting data via visible light. In this study, we analyze pulse dual slope modulation (PDSM) as a means of delivering information in VLC. PDSM involves the modulation of symmetrical slope pulses to encode binary 0s and 1s, and owing to the moderately increasing and decreasing pulse shapes that are created, this method enables more spectral efficiency than the variable pulse position modulation (VPPM) technique currently adopted in IEEE 802.15.7. In particular, PDSM allows for the avoidance of intra-frame flicker by providing idle pulses in a spectrum-efficient way. A simple detection scheme is proposed for PDSMsignals, and its bit error rate (BER) is analyzed mathematically at varying slopes to validate the process through simulation. The BER performance of PDSM detection using dual sampling is compared to the performances of PDSM and VPPM using correlation detection. It is found that, when the probability of idle pulse transmission is less than 0.08 and higher than 0, the BER of dual sampling PDSM is lower than that of PDSM using correlation detection over the entire light intensity range.

• Journal of Power Electronics
• /
• v.16 no.4
• /
• pp.1336-1345
• /
• 2016

A modified space vector pulse width modulation (SVPWM) strategy based on vector space decomposition and its equivalent carrier-based PWM realization are proposed in this paper, which is suitable for six-phase asymmetrical dual stator induction machines (DSIMs). A DSIM is composed of two sets of symmetrical three-phase stator windings spatially shifted by 30 electrical degrees and a squirrel-cage type rotor. The proposed SVPWM technique can reduce torque ripples and suppress the harmonic currents flowing in the stator windings. Above all, the equivalent relationship between the proposed SVPWM technique and the carrier-based PWM technique has been demonstrated, which allows for easy implementation by a digital signal processor (DSP). Simulation and experimental results, carried out separately on a simulation system and a 3.0 kW DSIM prototype test bench, are presented and discussed.

• Journal of Power Electronics
• /
• v.18 no.1
• /
• pp.137-146
• /
• 2018

This paper describes a single pulse-width modulation control strategy using the Single Pulse-Width Modulation (SPWM) method with a soft-switching technique for a wide range of output voltages from a bidirectional Dual-Active Bridge (DAB) converter. This method selects two typical inductor current waveforms for soft-switching, and proposes a rule that makes it possible to achieve soft-switching without any compensation algorithm from the waveforms. In addition, both the step-up and step-down conditions are analyzed. This paper verifies that the leakage inductance is independent from the rule, which makes it easier to apply in DAB converters. An integrated algorithm, which includes step-up and step-down techniques, is proposed. The results of experiments conducted on a 50-kW prototype are presented. The system efficiency is experimentally verified to be from 85.6% to 97.5% over the entire range.

• Analytical Science and Technology
• /
• v.8 no.4
• /
• pp.575-582
• /
• 1995

A new analytical procedure using a serial dual electrode detector was developed for the analysis of amino acids and proteins. Bromine was generated at the upstream electrode and detected by the downstream electrode. The presence of amino acids and proteins was shown to lower the downstream current but with no apparent effect on the upstream current. This indirect mode of detection can be applied to the determination of amino acids and proteins which are electrochemically inactive or too large to be accessible to the electrode surface for electron exchange. The method is shown capable to determine various amino acids (cystine, tyrosine, lysine, tryptophan, glycine, methionine and arginine) and proteins (cytochrome c, hemoglobin, HAS, a-Amylase, Conalbumin I, Catalase and Myglobin) with linear working range for amino acids between $10^{-6}$ to $10^{-3}M$ and total proteins between $10^{-7}$ to $10^{-3}M$. The method has been applied for the analysis of amino acids and total protein in food using Flow Injection Analysis with results obtained comparable to those using the traditional analytical procedure. Use of pulse generation technique was shown to produce a more stable flow injection analysis peaks for repetitive determination than the use of conventional constant current method which showed increase of the background current after determination over 200 minutes. The pulse method was found to give stable baseline even after 400 minutes. Thus, the method is shown able to provide a suitable analytical procedure for automatic analysis of amino acids and proteins in food by flow injection analysis.

• Journal of Power Electronics
• /
• v.15 no.6
• /
• pp.1524-1532
• /
• 2015

Conventional space vector pulse width modulation based asymmetrical dual inverter configuration produces high common mode voltage (CMV) variations. This CMV causes the flow of common mode current, which adversely affects the motor bearings and electromagnetic interference of nearby electronic systems. In this study, a simple and generalized carrier based pulse width modulation (PWM) technique is proposed for dual inverter configuration. This simple approach generates various continuous and discontinuous modulating signals based PWM algorithms. With the application of the discontinuous modulating signal based PWM algorithm to the asymmetrical dual inverter configuration, the CMV can be reduced with a slightly improved quality of output voltage. The performance of the continuous and discontinuous modulating signals based PWM algorithms is explored through both theoretical and experimental studies. Results show that the discontinuous modulating signal based PWM algorithm efficiently reduces the CMV and switching losses.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2013.05a
• /
• pp.287-288
• /
• 2013

• Journal of Power Electronics
• /
• v.14 no.6
• /
• pp.1224-1232
• /
• 2014

A full-bridge secondary dual-resonant DC-DC converter using the asymmetrical pulse-width modulated (APWM) strategy is proposed in this paper. The proposed converter achieves zero-voltage switching for the power switches and zero-current switching for the rectifier diodes in the whole load range without the help of any auxiliary circuit. Given the use of the APWM strategy, a circulating current that exists in a traditional phase-shift full-bridge converter is eliminated. The voltage stress of secondary rectifier diodes in the proposed converter is also clamped to the output voltage. Thus, the existing voltage oscillation of diodes in traditional PSFB converters is eliminated. This paper presents the circuit configuration of the proposed converter and analyzes its operating principle. Experimental results of a 1 kW 385 V/48 V prototype are presented to verify the analysis results of the proposed converter.

• Proceedings of the IEEK Conference
• /
• 1998.10a
• /
• pp.779-782
• /
• 1998

This paper describes a high-speed Dual-modulus Prescaler (DMP) for RF mobile communication systems with pulse remover using selective latch technique. This circuit achieves high speed and low power consumption by reducing full speed flip-flops and using a selective latch. The proposed DMP consists of only one full speed flip-flop, a selective latch, conventional flip-flops, and a control gate. In order to ensure the timing of control signal, duty cycle problem and propagation delay must be considered. The failling edgetriggered flip-flops alleviate the duty cycle problem andthis paper shows that the propagation delay of control signal doesn't matter. The maximum operating frequency of the proposed DMP with 0.6um CMOS technology is up to 2.2㎓ at 3.3V power supply and the circuit consumes 5.24mA.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2015.08a
• /
• pp.136.2-136.2
• /
• 2015

반도체 제조는 chip의 성능 향상 및 단가 하락을 위해 지속적으로 pattern size가 nano size로 감소해 왔고, capacitor 용량은 증가해 왔다. 이러한 현상은 contact hole의 aspect ratio를 지속적으로 증가시킨바, 그에 따라 최적의 HARC (high aspect ratio contact)을 확보하는 적합한 dry etch process가 필수적이다. 그러나 HARC dry etch process는 많은 critical plasma properties 에 의존하는 매우 복잡한 공정이다. 따라서, critical plasma properties를 적절히 조절하여 higher aspect ratio, higher etch selectivity, tighter critical dimension control, lower P2ID과 같은 plasma characteristics을 확보하는 것이 요구된다. 현재 critical plasma properties를 제어하기 위해 다양한 plasma etching 방법이 연구 되어왔다. 이 중 plasma를 낮은 kHz의 frequency에서 on/off 하는 pulsed plasma etching technique은 nanoscale semiconductor material의 etch 특성을 효과적으로 향상 시킬 수 있다. 따라서 본 실험에서는 dual-frequency capacitive coupled plasma (DF-CCP)을 사용하여 plasma operation 동안 duty ratio와 pulse frequency와 같은 pulse parameters를 적용하여 plasma의 특성을 각각 제어함으로써 etch selectivity와 uniformity를 향상 시키고자 하였다. Selective SiO2 contact etching을 위해 top electrode에는 60 MHz pulsed RF source power를, bottom electrode에는 2MHz pulse plasma를 인가하여 synchronously pulsed dual-frequency capacitive coupled plasma (DF-CCP)에서의 plasma 특성과 dual pulsed plasma의 sync. pulsing duty ratio의 영향에 따른 etching 특성 등을 연구 진행하였다. 또한 emissive probe를 통해 전자온도, OES를 통한 radical 분석으로 critical Plasma properties를 분석하였고 SEM을 통한 etch 특성분석과 XPS를 통한 표면분석도 함께 진행하였다. 그 결과 60%의 source duty percentage와 50%의 bias duty percentage에서 가장 향상된 etch 특성을 얻을 수 있었다.

• 제어로봇시스템학회:학술대회논문집
• /
• 2001.10a
• /
• pp.82.6-82
• /
• 2001

This paper presents the control X-Y table being the precise movement by point-to-point in the x-y plane. The dual modulus technique is used for our system to control the frequency of pulse supplied to the motors. Such technique is used to stop motor of both axes accurately as the desired target point in the same period. Both motors are stepping motor. To Improve steps per revolution, we employ ministep form to drive motors. In system, personal computer, using parallel port, is used for computing algorithm in open-loop form to control motors. In experiment, our system applies on the X-Y table for drawing to test system performance.