• Title/Summary/Keyword: Dual Input

Search Result 494, Processing Time 0.027 seconds

A Design of Multi-Channel Capacitive Touch Sensing ASIC for SoC Applications in 0.18 ${\mu}m$ CMOS Process (0.18 ${\mu}m$ CMOS 공정을 이용한 SoC용 정전 용량형 멀티 채널 터치 센싱 ASIC의 설계)

  • Nam, Chul;Pu, Young-Gun;Park, Joon-Sung;Hong, Seong-Hwa;Hur, Jeong;Lee, Kang-Yoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.4
    • /
    • pp.26-33
    • /
    • 2010
  • This paper presents a multi-channel capacitive touch sensing unit for SoC applications. This unit includes a simple common processing unit and switch array to detect the touch sensing input by capacitive-time(C-T) conversion method. This touch sensor ASIC is designed based on the Capacitive-Time(C-T) conversion method to have advantages of small current and chip area, and the minimum resolution of the unit is 41 fF per count with the built-in sensing oscillator, LDO regulator and $I^2C$ for no additional external components. This unit is implemented in 0.18 um CMOS process with dual supply voltage of 1.8 V and 3.3 V. The total power consumption of the unit is 60 uA and the area is 0.26 $mm^2$.

Wireless Power Transmission High-gain High-Efficiency DC-AC Converter Using Harmonic Suppression Filter (고조파 억제 필터를 이용한 무선전력전송 고이득 고효율 DC-AC 변환회로)

  • Hwang, Hyun-Wook;Choi, Jae-Won;Seo, Chul-Hun
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.49 no.2
    • /
    • pp.72-75
    • /
    • 2012
  • In this paper, high-efficiency DC-AC converter is implemented for the wireless power transmission. The DC-AC converter is implemented by combining the oscillator and power amplifier. Because the conversion efficiency of wireless power transmitter is strongly affected by the efficiency of power amplifier, the high-efficiency power amplifier is implemented by using the Class-E amplifier structure. Also, because the output power of oscillator connected to the input stage of power amplifier is low, high-gain two-stages power amplifier using the drive amplifier is implemented to realize the high-output power DC-AC converter. The dual band harmonic suppression filter is implemented to suppress 2nd, 3rd harmonics of 13.56 MHz. The output power and conversion efficiency of DC-AC converter are 40 dBm and 80.2 % at the operation frequency of 13.56 MHz.

Compact MIMO Antenna with Wide-Band Isolation and Ground Mode Resonance for Smart Glasses (그라운드 모드의 공진을 이용한 광대역 격리도를 가지는 스마트 안경용 소형 MIMO 안테나)

  • Ryu, Jongin;Kim, Hyeongdong
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.29 no.10
    • /
    • pp.817-820
    • /
    • 2018
  • In this letter, a compact multiple-input multiple-output(MIMO) antenna design for a 2.4 GHz wireless local area network(WLAN) band is proposed for use in smart glasses. To miniaturize the MIMO antenna system, a ground plane is employed within the antenna and a T-shaped ground is proposed. To achieve wideband isolation, dual resonance is formed by the ground mode. One resonance is created by the T-shaped ground and the second resonance is created by adding a slot and a capacitor between the two feed lines. The measurements show that the reflection coefficient characteristic was less than -5.1 dB, whereas the isolation obtained was less than -20 dB. The diversity performance was evaluated using the measured two-dimensional radiation patterns, and the envelope correlation coefficient(ECC) values achieved in the target band(2.4~2.5 GHz) were less than 0.1.

Performance Analysis of Adaptive Radio Activation in Dual-Radio Aggregation System (이중 무선 인터페이스 결합 시스템을 위한 적응적 인터페이스 활성화 기법의 성능 분석)

  • Mulya Saputra, Yuris;Yun, Ji-Hoon
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.19 no.8
    • /
    • pp.1901-1907
    • /
    • 2015
  • Today's smartphones and user devices are equipped with multiple radio interfaces increasingly. Aggregating theses multiple radio interfaces and using them concurrently will increase a user's communication speed immediately, but at the expense of increased power consumption. In this paper, we develop a mathematical performance model of an adaptive radio activation scheme by which a radio interface is activated only when needed for performance increase and deactivated otherwise. The developed model shows that the adaptive scheme reduces delay significantly and almost halves power consumption below a certain level of traffic input.

Selection of the Best Two-Hop AF Wireless Link under Multiple Antenna Schemes over a Fading Channel

  • Rahaman, Abu Sayed Md. Mostafizur;Islam, Md. Imdadul;Amin, M.R.
    • Journal of Information Processing Systems
    • /
    • v.11 no.1
    • /
    • pp.57-75
    • /
    • 2015
  • In evaluating the performance of a dual-hop wireless link, the effects of large and small scale fading has to be considered. To overcome this fading effect, several schemes, such as multiple-input multiple-output (MIMO) with orthogonal space time block codes (OSTBC), different combining schemes at the relay and receiving end, and orthogonal frequency division multiplexing (OFDM) are used in both the transmitting and the relay links. In this paper, we first make compare the performance of a two-hop wireless link under a different combination of space diversity in the first and second hop of the amplify-and-forward (AF) case. Our second task in this paper is to incorporate the weak signal of a direct link and then by applying the channel model of two random variables (one for a direct link and another for a relayed link) we get very impressive result at a low signal-to-noise ratio (SNR) that is comparable with other models at a higher SNR. Our third task is to bring other three schemes under a two-hop wireless link: use of transmit antenna selection (TAS) on both link with weak direct link, distributed Alamouti scheme in two-hop link and single relay antenna with OFDM subcarrier. Finally, all of the schemes mentioned above are compared to select the best possible model. The main finding of the paper is as follows: the use of MIMO on both hops but application TAS on both links with weak direct link and the full rate OFDM with the sub-carrier for an individual link provide a better result as compared to other models.

Implementation of an Automatic Door Lock System Using DTMF Signal of a Mobile Phone (모바일 단말기의 DTMF 신호를 이용한 자동 도어락 시스템 구현)

  • Bae Ki-Won;Yang Doo-Yeong
    • The Journal of the Korea Contents Association
    • /
    • v.6 no.1
    • /
    • pp.8-13
    • /
    • 2006
  • In this thesis, an automatic door lock system using a dual tone multiple frequency(DTMF) signal generated as pushing the key button of mobile phone is proposed and implemented. This system consists of a transmitter module and a receiver module for processing the DTMF signal of mobile phone. The DTMF signal of mobile phone connected with ear-phone jack enter into the input terminal of DTMF receiver and those are encoded by a code-converter with 4-bits binary format in the DTMF receiver. The encoded output signals are transmitted to the amplitude shift keying(ASK) modulator of transmitter module and the modulated ASK signals which are converted into radio frequency(RF) signals propagate in a free space. The RF signals passed through a free space are demodulated by the ASK demodulator of receiver module and the demodulated ASK signals are sent to a micro-controller unit(MCU). The output signals processed by the MCU are compared with the secreted identification number which is prerecorded in a microprocessor and are transferred to a power relay. If the result is the same, the automatic door lock system opens a door. In the opposite case, it maintains closing the door. The implemented automatic door lock system operates well in mobile environments.

  • PDF

A Low-Power High Slew-Rate Rail to Rail Dual Buffer Amplifier for LCD output Driver (LCD 드라이버에 적용 가능한 저소비전력 및 높은 슬루율을 갖는 이중 레일 투 레일 버퍼 증폭기)

  • Lee, Min-woo;Kang, Byung-jun;Kim, Han-seul;Han, Jung-woo;Son, Sang-hee;Jung, Won-sup
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2013.10a
    • /
    • pp.726-729
    • /
    • 2013
  • In this paper, low power and high slew rate CMOS rail to rail input/output opamp applicable for ouput buffer amp, in LCD source driver IC, is proposed. Proposed op-amp, is realized the characteristics of low power consumption and high slew rate adding the newly designed control stage of class-B to the conventional output stage of class-AB. From the simulation results, we know that the proposed opamp buffer can drive a 1000pF capacitive load with a 6.5V/us slew-rate, while drawing only the the power consumption of 1.19mW from 3.3V power supply.

  • PDF

A SAW-less GPS RX Front-end using an Automatic LC Calibrator (자동변환 LC 캘리브레이터를 이용한 SAW 필터 없는 GPS RX 프론트앤드 구현)

  • Kim, Yeon-Bo;Moon, Hyunwon
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.21 no.1
    • /
    • pp.43-50
    • /
    • 2016
  • In this paper, new automatic LC calibrator is proposed for realizing a passive LC filter with almost constant frequency characteristic regardless of the PVT variations. The SAW-less GPS RX front-end is implemented using a 65nm CMOS process using the proposed LC calibrator. Also, new dual-mode low noise amplifier (LNA) structure is proposed to generate the RF signal required for the LC calibrator. The characteristics of the implemented GPS RX front-end show the voltage gain of about 42.5 dB, noise figure of below 1.35 dB, the blocker input P1dB of -24 dBm in case of the worst blocker signal at 1710 MHz frequency, while it consumes 7 mA current at 1.2 V power supply voltage.

Single-Inductor Multiple-Output DC-DC Converter with Negative Feedback Selection Circuit (부궤환 선택회로를 갖는 단일 인덕터 다중 출력 직류-직류 변환기)

  • Gong, Jung-Chul;Roh, Yong-Seong;Moon, Young-Jin;Choi, Woo-Seok;Yoo, Chang-Sik
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.12
    • /
    • pp.23-30
    • /
    • 2011
  • This paper presents a Single-Inductor Multiple-Output (SIMO) DC-DC Converter with a negative feedback selection circuit to improve a regulation property at light load and to generate independent multiple outputs. The conventional SIMO DC-DC converter with a fixed negative feedback circuit cannot regulate correctly at light load. The SIMO DC-DC converter with the proposed negative feedback selection circuit has been designed in 0.35um 2-poly 3-metal BCDMOS. This converter is dual output boost converter with the 1.5V input and 2.5V, 3.0V output. The power conversion efficiency varies from 59% at 10mA loads to 85% at 50mA loads.

Interactive Colision Detection for Deformable Models using Streaming AABBs

  • Zhang, Xinyu;Kim, Young-J.
    • 한국HCI학회:학술대회논문집
    • /
    • 2007.02c
    • /
    • pp.306-317
    • /
    • 2007
  • We present an interactive and accurate collision detection algorithm for deformable, polygonal objects based on the streaming computational model. Our algorithm can detect all possible pairwise primitive-level intersections between two severely deforming models at highly interactive rates. In our streaming computational model, we consider a set of axis aligned bounding boxes (AABBs) that bound each of the given deformable objects as an input stream and perform massively-parallel pairwise, overlapping tests onto the incoming streams. As a result, we are able to prevent performance stalls in the streaming pipeline that can be caused by expensive indexing mechanism required by bounding volume hierarchy-based streaming algorithms. At run-time, as the underlying models deform over time, we employ a novel, streaming algorithm to update the geometric changes in the AABB streams. Moreover, in order to get only the computed result (i.e., collision results between AABBs) without reading back the entire output streams, we propose a streaming en/decoding strategy that can be performed in a hierarchical fashion. After determining overlapped AABBs, we perform a primitive-level (e.g., triangle) intersection checking on a serial computational model such as CPUs. We implemented the entire pipeline of our algorithm using off-the-shelf graphics processors (GPUs), such as nVIDIA GeForce 7800 GTX, for streaming computations, and Intel Dual Core 3.4G processors for serial computations. We benchmarked our algorithm with different models of varying complexities, ranging from 15K up to 50K triangles, under various deformation motions, and the timings were obtained as 30~100 FPS depending on the complexity of models and their relative configurations. Finally, we made comparisons with a well-known GPU-based collision detection algorithm, CULLIDE [4] and observed about three times performance improvement over the earlier approach. We also made comparisons with a SW-based AABB culling algorithm [2] and observed about two times improvement.

  • PDF