• 한국태양에너지학회:학술대회논문집
• /
• 한국태양에너지학회 2012년도 춘계학술발표대회 논문집
• /
• pp.182-187
• /
• 2012

Since PV PCS uses output current sensor for ac output current control, the sensor's sensing value includes unnecessary offset inevitably. If PV inverter is controlled by the included offset value, it's output current will generate DC offset. The DC offset of output current for trans-less PV inverter is fatal to grid, which results in saturating grid side transformer. Usually DSP controller of PV inverter reads several times sensing value during initial operation and, finally, it's average value is used for offset calibration. However, if temperature changes, the offset changes, too. Therefore, output current sensor measures sensing value that includes offset again. In this paper we propose new algorithm where two identical forward and reverse sensors are used to calculate the offset in real time. As a result the offset is not correlated with temperature change. The proposed algorithm is verified through PSIM simulation for validity.

• Journal of Power Electronics
• /
• 제15권1호
• /
• pp.18-30
• /
• 2015

This paper focuses on a systematical and in-depth analysis of the reactive power and soft-switching regions of Dual Active Bridge (DAB) converters with dual-phase-shift (DPS) control to achieve high efficiency in a wide operating range. The key features of the DPS operating modes are characterized and verified by analytical calculation and experimental tests. The mathematical expressions of the reactive power are derived and the reductions of the reactive power are illustrated with respect to a wide range of output power and voltage conversion ratios. The ZVS soft-switching boundary of the DPS is presented and one more leg with ZVS capability is achieved compared with the CPS control. With the selection of the optimal operating mode, the optimal phase-shift pair is determined by performance indices, which include the minimum peak or rms inductor current. All of the theoretical analysis and optimizations are verified by experimental tests. The experimental results with the DPS demonstrate the efficiency improvement for different load conditions and voltage conversion ratios.

• Journal of Power Electronics
• /
• 제12권6호
• /
• pp.886-894
• /
• 2012

This paper presents a secondary-side, dual-mode feedback LLC resonant controller IC with dynamic PWM dimming for LED backlight units. In order to reduce the cost, master and slave outputs can be generated simultaneously with a single LLC resonant core based on dual-mode feedback topologies. Pulse Frequency Modulation (PFM) and Pulse Width Modulation (PWM) schemes are used for the master stage and slave stage, respectively. In order to guarantee the correct dual feedback operation, Phased-Locked Loop (PLL)-based automatic duty control circuit is proposed in this paper. The chip is fabricated using $0.35{\mu}m$ Bipolar-CMOS-DMOS (BCD) technology, and the die size is $2.5mm{\times}2.5mm$. The frequency of the gate driver (GDA/GDB) in the clock generator ranges from 50 to 425 kHz. The current consumption of the LLC resonant controller IC is 40 mA for a 100 kHz operation frequency using a 15 V supply. The duty ratio of the slave stage can be controlled from 40% to 60% independent of the frequency of the master stage.

• 산업기술연구
• /
• 제31권B호
• /
• pp.67-73
• /
• 2011

Ceramic metal halide lamps have been widely used due to long lifetime, high luminous efficiency and good colour rendering. In this paper, we developed dimming control system of electronic ballast for 70W ceramic metal halide lamp by using 1-10V interface. The proposed electronic ballast is consists of EMI filter, Full-wave rectifier, Active PFC, DBI(Dual Buck Inverter), Igniter and control circuit.It enables to supply both low-frequency rectangular wave voltage and current to the lamp by using DBI(Dual Bcuk Inverter) structure. By using 1-10V interface, the system that able to dimming the lamp is demonstrated by P-spice simulation and experimental results.

• Journal of Power Electronics
• /
• 제11권4호
• /
• pp.456-463
• /
• 2011

Grid-connected converters have widely adopted LCL filters to acquire high harmonic suppression. However, the LCL filter increases the system order so that the design of the system stability would be complicated. Recently, sole-loop control strategies have been used for grid-connected converters with L or LC filters. But if the sole-loop control is directly transplanted to grid-connected converters with LCL filters, the systems may be unstable. This paper presents a novel dual-loop power control strategy composed of a power outer loop and a current inner loop. The outer loop regulates the grid-connected power. The inner loop improves the system stability margin and suppresses the resonant peak caused by the LCL filter. To obtain the control variables, a single-phase current detection is proposed based on PQ theory. The system transfer function is derived in detail and the influence of control gains on the system stability is analyzed with the root locus. Simulation and experimental results demonstrate the feasibility of the proposed control.

• 전기전자학회논문지
• /
• 제18권2호
• /
• pp.220-227
• /
• 2014

이 논문은 Dead-time을 갖는 톱니파 발생기를 이용하여 공통모드와 차동모드 피드백 루프를 구현한 Single-Inductor Dual-Output DC-DC Converter 설계에 관한 내용을 제시하고 있다. 제어회로에는 공통모드와 차동모드 피드백 루프를 Dead-time을 갖는 톱니파 발생기를 이용하여 동시에 사용하였다. 차동모드 피드백 루프에서 duty를 생성하기 위해서 전류 분배기 회로를 사용하여 공통모드 피드백에 의한 duty에 따라 dead-time이 유동적으로 변하는 톱니파형을 만드는 회로인 Dead-time을 갖는 톱니파 발생기를 추가하여 차동모드 피드백 회로를 구성하였다. 0.35um 공정을 사용하여 설계한 SIDO DC-DC Converter는 2.5V 입력으로부터 2.8V와 4.2V의 전압을 출력하며 최대 전력변환 효율은 95%이다. 출력간의 Cross regulation은 출력전류가 2배씩 증가할 경우 Boost1과 Boost2의 출력전압은 각각 3.57%, 4% 수준을 보이고 있다.

• 대한원격탐사학회:학술대회논문집
• /
• 대한원격탐사학회 2007년도 Proceedings of ISRS 2007
• /
• pp.493-495
• /
• 2007

Future sub-meter resolution LEO missions require simultaneous dual-polarization downlink and/or multiple channel downlinks in single polarization. Especially, dual-polarization is needed to cope with bandwidth limitation due to high speed data transmission. Current KARI 13m X-Band antenna system needs to be upgraded to cope with such downlink schemes. This paper describes brief discussions on engineering work regarding how to meet the new requirements with minimum impact on current system as well as C&M (Control and Monitoring) software.

• 전기전자학회논문지
• /
• 제19권4호
• /
• pp.479-485
• /
• 2015

A resistance deviation-to-time interval converter based on dual-slope integration using second generation current conveyors (CCIIs) is designed for connecting resistive bridge sensors with a digital system. It consists of a differential integrator using CCIIs, a voltage comparator, and a digital control logic for controlling four analog switches. Experimental results exhibit that a conversion sensitivity amounts to $15.56{\mu}s/{\Omega}$ over the resistance deviation range of $0-200{\Omega}$ and its linearity error is less than ${\pm}0.02%$. Its temperature stability is less than $220ppm/^{\circ}C$ in the temperature range of $-25-85^{\circ}C$. Power dissipation of the converter is 60.2 mW.

• 전기전자학회논문지
• /
• 제18권4호
• /
• pp.586-592
• /
• 2014

본 논문에서는 DT-CMOS(Dynamic Threshold voltage Complementary MOSFET) 스위칭 소자를 사용한 DC-DC Buck 컨버터를 제안하였다. 높은 효율을 얻기 위하여 PWM 제어방식을 사용하였으며, 낮은 온 저항을 갖는 DT-CMOS 스위치 소자를 설계하여 도통 손실을 감소시켰다. 제안한 Buck 컨버터는 밴드갭 기준 전압 회로, 삼각파 발생기, 오차 증폭기, 비교기, 보상 회로, PWM 제어 블록으로 구성되어 있다. 삼각파 발생기는 전원전압(3.3V)부터 접지까지 출력 진폭의 범위를 갖는 1.2MHz의 주파수를 생성하며, 비교기는 2단 증폭기로 설계되었다. 그리고 오차 증폭기는 70dB의 이득과 $64^{\circ}$의 위상여유를 갖도록 설계하였다. 또한 제안한 Buck 컨버터는 current-mode PWM 제어회로와 낮은 온 저항을 갖는 스위치를 사용하여 100mA의 출력 전류에서 최대 95%의 효율을 구현하였으며, 1mA 이하의 대기모드에도 높은 효율을 구현하기 위하여 LDO 레귤레이터를 설계하였으며, 또한 2개의 IC 보호 회로를 내장하여 신뢰성을 확보하였다.

• Journal of Power Electronics
• /
• 제18권1호
• /
• pp.45-55
• /
• 2018

It is usually difficult for dual-active-bridge (DAB) dc-dc converters to operate efficiently at light loads. This paper presents an in-depth analysis of a DAB with triple-phase-shift (TPS) control under the light load condition to overcome this problem. A kind of operating mode which is suitable for light load operation is analyzed in this paper. First, an analysis of the zero-voltage-switching (ZVS) constraints for the DAB converter has been carried out and a reasonable dead-band setting method has been proposed. Secondly, the basic operating characteristics of the converter are analyzed. Third, under the condition of satisfying the ZVS constraints, both the reactive power and the root mean square (RMS) value of the current are simultaneously minimized and a particle swarm optimization (PSO) algorithm is employed to analyze and solve this optimization problem. Lastly, both simulations and experiments are carried out to verify the effectiveness of the proposed method. The experimental results show that the converter can effectively achieve ZVS and improved efficiency.