• Title/Summary/Keyword: Down Converter

Search Result 353, Processing Time 0.034 seconds

Design of A Self Oscillating and Mixing Frequency Down-Converter Using A DGS (DGS 구조를 이용한 자기발진혼합형 주파수 하향변환기 설계)

  • 정명섭;박준석;김형석;임재봉
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.52 no.11
    • /
    • pp.536-543
    • /
    • 2003
  • In this paper, we describe a unique self oscillating and mixing (SOM) down-converter design using a modified defected ground structure (DGS). The proposed SOM converter is consisted of self-oscillator, which can produce negative resistance and select resonance frequency, RF matching circuit, and IF low pass filter. As the advantage of this SOM converter can mix LO and RF signals as well as inducing LO signal with only one active device. it is designed as a simple structure and the low cost. Also, there is easy advantage to be applied in RFIC/MMIC technology because it offers excellent phase noise performance in spite of using micro-strip structure. The LO signal for the proposed SOM converter is designed at 1㎓ and RF frequency was chosen to be 800MHz. The achieved conversion loss and phase noise performances of the implemented SOM converter are 15㏈ and -95dBc/Hz at 100KHz offset frequency respectively. The equivalent circuit parameters for DGS are extracted by using a three dimensional EM simulator and simple circuit analysis method.

Design of monolithic DC-DC Buck converter with on chip soft-start circuit (온칩 시동회로를 갖는 CMOS DC-DC 벅 변환기 설계)

  • Park, Seung-Chan;Lim, Dong-Kyun;Lee, Sang-Min;Yoon, Kwang-Sub
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.7A
    • /
    • pp.568-573
    • /
    • 2009
  • This paper presents a step-down DC-DC converter with On-chip Compensation for battery-operated portable electronic devices which are designed in O.13um CMOS standard process. In an effort to decrease system volume, this paper proposes the on chip compensation circuit using capacitor multiplier method. Capacitor multiplier method can minimize error amplifier's compensation capacitor size by 10%. It allows the compensation block of DC-DC converter be easily integrated on a chip and occupy less layout area. But capacitor multiplier operation reduces DC-DC converter efficiency. As a result, this converter shows maximum efficiency over 87.2% for the output voltage of 1.2V (input voltage : 3.3V), maximum load current 500mA, and 25mA output ripple current. This voltage mode controled buck converter has 1MHz switching frequency.

Design and control of the SEPIC-Flyback converter for Fuel Cell generator system (연료전지 시스템용 SEPIC-Flyback Converter의 설계 및 제어)

  • Kang, Ku-Sam;Jang, Su-Jin;Lee, Tae-Won;Kim, Soo-Seok;Won, Chung-Yeun
    • Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
    • /
    • 2005.05a
    • /
    • pp.467-472
    • /
    • 2005
  • In this paper, design and control of the novel SEPIC-Flyback converter(SF converter) is developed as a possible converter for fuel cell system. This output characteristic of SF converter is similar to Buck-Boost converter in that it can step-up or step-down the voltage. With the small signal equivalent circuit modeling of SF converter, control-to-output transfer function is obtained. SF converter couples up the inductive type converter to capacitive type converter with one transformer, which has less ripple current than its respective one does. To verify the validity of the proposed converter, 500W, 100kHz converter is designed and tested. ZVS switching and active clamping are also tested in practice.

  • PDF

A Novel Integrated Battery Charger Structure for Multiple Charge and V2G application for Electric Vehicles (전기자동차의 다중충전 및 V2G 응용을 위한 새로운 통합 배터리 충전기구조)

  • Vu, Hai-Nam;Choi, Woojin
    • Proceedings of the KIPE Conference
    • /
    • 2016.11a
    • /
    • pp.13-14
    • /
    • 2016
  • This paper has introduces a novel Integrated On-board Charger (IOBC) to reduce the size, weight and cost of power conversion stages in Electric Vehicles (EVs). The IOBC is composed of an OBC and a low voltage dc-dc converter (LDC). The IOBC includes a bidirectional ac-dc converter and a bidirectional full-bridge converter with an active clamp circuit. The LDC converter is a hybrid topology combining an active clamped full-bridge converter and a forward converter derived from the Weinburg converter topology. Unlike conventional OBC, the proposed IOBC is compact and the LDC converter of it can achieve a higher efficiency. In addition, the LDC converter of the proposed IOBC can achieve high step-down voltage conversion ratio, no circulating current, no reverse recovery current of the rectifier diodes and small ripple current of output inductor on the auxiliary battery. A 1kW hardware of the LDC converter is implemented to verify the performances of the proposed IOBC.

  • PDF

Design of DUC/DDC for the Underwater Basestation Based on Underwater Acoustic Communication (수중기지국 수중 음향 통신을 위한 DUC/DDC 설계)

  • Kim, Sunhee
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.18 no.5
    • /
    • pp.336-342
    • /
    • 2017
  • Recently, there has been an increasing need for underwater communication systems to monitor ocean environments and prevent marine disasters, as well as to secure ocean resources. Most underwater communication systems adopted acoustic communication with a consideration of attenuation, absorption, and scattering in conductive sea water, and developed fully digital modems based on processors. In this study, a digital up converter (DUC) and a digital down converter (DDC) was developed for an underwater basestation based on underwater acoustic communication systems. Because one of the most important issues in underwater acoustic communication systems is low power consumption due to environmental problems, this study developed a specific hardware module for DUC and DDC. It supported four links of underwater acoustic communication systems and converted the sampling rate and frequency. The systemwas designed and verified using Verilog-HDL in ModelSim environment with the test data generated from baseband layer parts for an underwater base station.

Implementation and Measurement of Protection Circuits for Step-down DC-DC Converter Using 0.18um CMOS Process (0.18um CMOS 공정을 이용한 강압형 DC-DC 컨버터 보호회로 구현 및 측정)

  • Song, Won-Ju;Song, Han-Jung
    • Journal of the Korean Society of Industry Convergence
    • /
    • v.21 no.6
    • /
    • pp.265-271
    • /
    • 2018
  • DC-DC buck converter is a critical building block in the power management integrated circuit (PMIC) architecture for the portable devices such as cellular phone, personal digital assistance (PDA) because of its power efficiency over a wide range of conversion ratio. To ensure a safe operation, avoid unexpected damages and enhance the reliability of the converter, fully-integrated protection circuits such as over voltage protection (OVP), under voltage lock out (UVLO), startup, and thermal shutdown (TSD) blocks are designed. In this paper, these three fully-integrated protection circuit blocks are proposed for use in the DC-DC buck converter. The buck converter with proposed protection blocks is operated with a switching frequency of 1 MHz in continuous conduction mode (CCM). In order to verify the proposed scheme, the buck converter has been designed using a 180 nm CMOS technology. The UVLO circuit is designed to track the input voltage and turns on/off the buck converter when the input voltage is higher/lower than 2.6 V, respectively. The OVP circuit blocks the buck converter's operation when the input voltage is over 3.3 V, thereby preventing the destruction of the devices inside the controller IC. The TSD circuit shuts down the converter's operation when the temperature is over $85^{\circ}C$. In order to verify the proposed scheme, these protection circuits were firstly verified through the simulation in SPICE. The proposed protection circuits were then fabricated and the measured results showed a good matching with the simulation results.

A New High Efficient Bi-directional DC/DC Converter in the Dual Voltage System

  • Lee Su-Won;Lee Seong-Ryong;Jeon Chil-Hwan
    • Journal of Electrical Engineering and Technology
    • /
    • v.1 no.3
    • /
    • pp.343-350
    • /
    • 2006
  • This paper introduces a new high efficient bi-directional, non-isolated DC/DC converter. Through variations of the topology of the conventional Cuk converter, an optimum bi-directional DC/DC converter is proposed. Voltage and current in the proposed DC/DC converter are continuous. Furthermore, the efficiency in both step-up and step-down mode is improved over that of the conventional bi-directional converter. To prove the validation for the proposed converter, simulations and experiments are executed with a 300W bi-directional converter.

A Wideband Down-Converter for the Ultra-Wideband System (초광대역 무선통신시스템을 위한 광대역 하향 주파수 변환기 개발에 관한 연구)

  • Kim Chang-Wan;Lee Seung-Sik;Park Bong-Hyuk;Kim Jae-Young;Choi Sang-Sung;Lee Sang-Gug
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.16 no.2 s.93
    • /
    • pp.189-193
    • /
    • 2005
  • In this paper, we propose a direct conversion double-balanced down-converter fer MB-OFDM W system, which is implemented using $0.18\;{\mu}m$ CMOS technology and its measurement results are shown. The proposed down-converter adopts a resistive current-source instead of general transconductance stage using MOS transistor to achieve wideband characteristics over RF input frequency band $3\~5\;GHz$ with good gain flatness. The measured conversion gain is more than +3 dB, and gain flatness is less than 3 dB for three UWB channels. The dc consumption of this work is only 0.89 mA from 1.8 V power supply, leading to the low-power W application.

Linkage between Digital Down Converter System and Spectrum Sensing Method (Digital Down Converter 시스템과 스펙트럼 센싱 기법 연동 방안)

  • Hong, Moo-Hyun;Moon, Ki-Tak;Kim, Ju-Seok;Kim, Kyung-Seok
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.10 no.3
    • /
    • pp.43-50
    • /
    • 2010
  • DDC(Digital Down Converter) is a conversion technology to decimate to a lower sampling rate and DDC for the future development of communications technology has the necessary skills. So, it has been recognized in the wireless and the SDR(Software Defined Radio) system as essential components. In addition, research is underway on spectrum sensing for efficient communications environment due to the shortage of frequency resources. In this paper, the DDC systems were analyzed for CIC(Cascaded Integrator Comb) Filter, WDF(Wave Digital Filter), SRC(Sample Rate Conversion) each module. Moreover, we proposed a linkage effectively between DDC system and Spectrum Sensing for improve the efficiency of use of frequency by computer simulations. The simulation results of the DDC system was applied to the spectrum sensing capabilities. Also, performance and complexity of the results were derived and proposed system was the result of the check.

High Gain Soft switching Bi-directional Converter for Eco-friendly Vehicle HDC (친환경 자동차 HDC를 위한 고승압 소프트스위칭 양방향 컨버터)

  • Oh, Se-Cheol;Park, Jun-Sung;Kwon, Min-Ho;Choi, Se-Wan
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.17 no.4
    • /
    • pp.322-329
    • /
    • 2012
  • This paper proposes a non-isolated bidirectional soft-switching converter with high voltage for high step-up/down and high power applications. Compared to the conventional boost converter the proposed converter can achieve approximately doubled voltage gain using the same duty cycle. The voltage ratings of the switch and diode are reduced to half, which result in the use of devices with lower $R_{DS(ON)}$ and on drop leading to reduced conduction losses. Also, voltage ratings of the passive components are reduced, and therefore the total energy volume is reduced to half. Further, the switch is turned on with ZVS in the CCM operation which results in negligible surge caused leading to reduced switching losses. The validity of the proposed converter is proved through a 10kW prototype.