• 제어로봇시스템학회:학술대회논문집
• /
• 2003.10a
• /
• pp.2155-2158
• /
• 2003

A term of home automation that was in fashion only a few years ago has not been used any more. Nowadays, We have been used a term of home network or digital home than home automation much. While internet infra is diffused at home, data network corp., communication corp., electric appliance corp. and home automation control system corp. which we did not mind each other particularly constructed consortium, and they have designs on home network market. Also, cellular phone's growth tried home networking by using not only wired internet but also broadband wireless communication. Regardless, many solutions are coming out it is few to be applied to real life because the standard is not determined with the protocol each other. Therefore, we developed home network system using USB(Universal Serial Bus) that has the possibility most in home networking standard. The mobile USB home control system is excellent at expansibility and portability. Also we can complete low cost and stable system using an embedded system.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2016.05a
• /
• pp.281-283
• /
• 2016

Recently, many industrial instruments face the problem of protocol compatibility with the external monitoring and control system. This paper is prepared in the main control board to support the industrial communication protocol conversion, control, and monitoring. The industrial communication gateway module is also designed to ensure that the protocol conversion of CAN bus and Ethernet. The main board processor is used the Atmega2560, and placed 4ea RS485 serial slots for sub-board. One of them is used for communication CAN bus and Ethernet. It provides analog and digital I / O through each of the slots is used for control and monitoring.

• Journal of Practical Engineering Education
• /
• v.8 no.2
• /
• pp.111-120
• /
• 2016

Education equipment for field programmable gate array (FPGA) design of sensor-based IOT (Internet Of Thing) system is introduced. Because sensors have different interfaces, several types of interface controller on FPGA need. Using this equipment, several types of interface controller, which can control ADC (analog-to-digital converter) for analog sensor outputs and $I^2C$ (Inter-Integrated Circuit), SPI (Serial Peripheral Interface Bus), and GPIO (General-Purpose Input/Output) for digital sensor outputs, can be designed on FPGA. Image processing hardware using image sensors and display controller for real and image-processed images or videos can be design on FPGA chip. This equipment can design a SOC (System On Chip) consisting of a hard process core on Linux OS and a FPGA block for IOT system which can communicate with wire and wireless networks. Using the education equipment, an example of hardware design using image sensor and accelerometer is described, and an example of syllabus for "Digital system design using FPGA" course is introduced. Using the education equipment, students can develop the ability to design some hardware, and to train the ability for the creative capstone design through conceptual, partial-level, and detail designs.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.17 no.1
• /
• pp.33-39
• /
• 2007

Finite field multipliers are the basic building blocks in many applications such as error-control coding, cryptography and digital signal processing. Hence, the design of efficient dedicated finite field multiplier architectures can lead to dramatic improvement on the overall system performance. In this paper, a new bit serial structure for a multiplier with low latency in Galois field is presented. To speed up multiplication processing, we divide the product polynomial into several parts and then process them in parallel. The proposed multiplier operates standard basis of $GF(2^m)$ and is faster than bit serial ones but with lower area complexity than bit parallel ones. The most significant feature of the proposed architecture is that a trade-off between hardware complexity and delay time can be achieved.

• 제어로봇시스템학회:학술대회논문집
• /
• 2005.06a
• /
• pp.1127-1131
• /
• 2005

One of problems in industries is an installation for an automation system device such sensor, transducer, controller, and so on those are located in different areas. Such problem makes a difficulty for maintenance and installation. The aim of this research attempts to design a high performance controller with remote devices. One attractive is to group near devices in near place together to centralizes control. This paper presents network device groups distributed through digital and analog Remote Terminal Unit (RTUs). Such devices are centralized by computer or PLC control and communicated with similar protocol through serial bus. Our scheme, there are many advantages such as, saving both time and cost,convenience compared to other ways.

• The Journal of Society for e-Business Studies
• /
• v.22 no.2
• /
• pp.99-121
• /
• 2017

Standard makers in both private and public sectors have been increasingly mandating security standards upon organizations to protect organizational digital assets. A major issue in security standardization is that standards often cannot regulate all possible security efforts by the standard maker because some efforts are unverifiable by nature. This paper studies from an analytical perspective how a standard maker should design the standard using a verifiable security control in the presence of another related unverifiable one. We compare it with two benchmark standards; $na{\ddot{i}}ve$-standard which refers to the standard maker who ignores the existence of the unverifiable control, and complete-information standard which refers to the maker sets standards on both controls. Optimal standard and benchmark standard depend critically on how the two controls are configured. Under parallel configuration, the existence of the unverifiable control induces the policy maker to set a higher standard (the complete-information standard is optimal); under serial configuration, a lower standard is applied (neither benchmark works). Under best-shot configuration and if the verifiable control is more cost-efficient, the existence of the unverifiable control has no impact on the optimal standard (the $na{\ddot{i}}ve$ standard is optimal).

• Journal of the korean Society of Automotive Engineers
• /
• v.7 no.3
• /
• pp.64-73
• /
• 1985

In order to control ignition advance angle, this system is designed with Z-80 CPU, CTC (counter Timer Circuit), PIO(Parallel Input Output), A/D Converter and Memory, etc. Serial pulses from speed sensor and analog voltage from pressure sensor are converted to digital data. In order to reduce the error of ignition advance angle output, the reference of ignition advance angle output is set 56.25 before TDC(Top Dead Center). The table of ignition advance angle and program which have a main routine and subroutines are written into ROM ( 1 K-byte). The experimental result of this system is correspondent to the theoretical values of proposed ignition advance angle table. This system can be utilized to any other type of 4 cylinder vehicles for advance angle control by changing software.

• Proceedings of the Korea Institute of Convergence Signal Processing
• /
• 2001.06a
• /
• pp.117-120
• /
• 2001

Deadbeat property is well established in digital control system design, But in continuous time, it can hardly realized for it's asymtotic property. But recently japanese researchers suggested serveral method for continuous time deadbeat property. They use delay elements In polynomials and established for the deadbeat condition. By solving this condition, unknown coefficients in polynomials with delay elements is obtained. In this paper, design method for optimal continuous time deadbeat servo system using 2nd order smooting elementsis studied. Continuous time deadbeat controller is consisted of serial integral compensator and local feedback one in state feedback loop. Determining method for damping rations and natural frequencies of smothing elements is described. By computer simulations, control inputs and system outputs are shown to have desirable property such as smoothness.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.27 no.8
• /
• pp.1255-1259
• /
• 1990

A new ripple analog-to-digital converter (ADC) has been developed. It consists of two parallel ADCs and a switching network. The circuit operates on the analog input signal in two serial steps. First, a coarse conversion is made to determine the most significant bits by the first parallel ADC. The resultant bits control the switching network to connect a series resistor segment, within which the analog signal is contained, to the second parallel ADC. At second step, a fine conversion is made to determine the least significant bits by the second parallel ADC. The circuit requires 2(2\ulcorner\ulcorner1) comparators, 2(2\ulcorner\ulcorner resistors, and 2(2\ulcorner\ulcorner swithches for N-bit resolution.

• Journal of Digital Convergence
• /
• v.12 no.12
• /
• pp.257-264
• /
• 2014

Through MCU model, Radio Frequency communication is completed using universal asynchronous receiver and transmitter. The communicatin with PC and MCU is completed using RS-232 cable. At first interconnected communication with PC and MCU is necessary for RF communication because tha UART is based technique for RF communication. Program imbeded in microcontroller unit is ran during RF signal is transmitted to other RF module. Data connected with PC and MCU is transmitted between PC and MCU during PC and MCU is connected.